# 🗄 HARRIS

# HPL-16RC8 HPL-16RC6 HPL-16RC4 CMOS HPL<sup>TM</sup> Harris

CMOS HPL<sup>M</sup> Harris Programmable Logic



# Description

The HPL-16RC8, HPL-16RC6, and HPL-16RC4 are CMOS Programmable Logic Devices designed to provide high performance, low power alternatives to the industry standard 16RC8, 16RC6, and 16RC4 bipolar programmable logic devices.

In addition to the low power advantage of these devices over their bipolar counterparts, the HPL-16RC8, HPL-16RC6, and HPL-16RC4 contain programmable output polarity, allowing the user to individually select each output as either active-high or active-low. When all output polarity fuses are left intact, all active outputs are active-low.

These three devices provide a choice of either eight (16RC8), six (16RC6), or four (16RC4) registered outputs

with feedback, each output consisting of eight product terms. The HPL-16RC6 and the HPL-16RC4 also contain two and four bi-directional pins, respectively.

The Harris fuse link technology provides a permanent fuse with stable storage characteristics of the full temperature ranges of  $0^{\circ}$ C to +75°C, -40°C to +85°C and -55°C to +125°C. Like all Harris Programmable Logic (HPL), these devices contain unique test circuitry developed by Harris which allows AC, DC and functional testing before programming.

On-chip automatic power-down circuitry places internal circuitry into an ultra-low ICCSB power mode after output data becomes valid.

HPL

HPL is a trademark of Harris Corporation.





7-11

HPL-16RC8



#### **Absolute Maximum Ratings**

Supply Voltage	+7.0 Volts
Storage Temperature Range	-65°C to +150°C
Gate Count	
Junction Temperature	+150°C
Lead Temperature (Soldering, Ten Seconds)	+275°C
	e Maximum Ratings" may cause permanent damage to the device. This hese or any other conditions above those indicated in the operatior

### **Operating Conditions**

Operating Voltage Range	
Operating Temperature Range	
HPL-16RC8,6,4-5	
HPL-16RC8,6,4-9	-40°C to +85°C
HPL-16RC8,6,4-8	-55°C to +125°C

D.C. Electrical Specifications (Operating)

SYMBOL	PARAMETER	MIN	MIN MAX		TEST CONDITIONS ①
IIH IIL	Dedicated	'1'' 0''	+1 -1	μΑ μΑ	VIH = VCC MAX VIL = 0V VCC = VCC MAX
IFZH IFZL		'1'' '0''	+10 -10	μΑ μΑ	VFH = VCC MAX VFL = 0V VCC = VCC MAX
IBZH IBZL	Didirectional	'1'' '0''	+10 -10	μ <b>Α</b> μ <b>Α</b>	VBH = VCC MAX VBL = 0V VCC = VCC MAX
VIH VIL		'1'' 2.0 '0''	0.8	V V	VCC = VCC MAX VCC = VCC MIN
VOH1 VOH2 VOL	(2) (2) (2) (2) (2) (2) (2) (2) (2) (2)	'1'' 3.0 '1'' VCC-0.4		V V	IOH1 = -5.0 mA IOH2 = -1.0 mA VCC MIN, VIL MAX, VIH MIN
ICCSB	Output Voltage " Standby Power Supply Current	<u> </u>	0.4	μΑ	$\frac{IOL = +5.0 \text{ mA}}{VI = VCC \text{ or GND}}$ $IF = 0\mu A, VCC = VCC MAX$
ICCOP	Operating Power Supply Current		7	mA/MHz	VI = VCC  or GND IF = 0 $\mu$ A, VCC = VCC MAX

0 . These specifications apply to both Input (I) and Bidirectional (B) Pins.

These specifications apply to both Output (F) and Bidirectional (B) Pins.

All DC parameters tested under worst case conditions.

#### Capacitance TA = +25°C

SYMBOL	PARAMETER	MAX	UNITS	TEST CONDITIONS
CI	Input Capacitance	5	pF	VI = VCC or GND, f = 1 MHz
CF	Output Capacitance	10	pF	VF = VCC or GND, f = 1MHz
CB	Bidirectional Capacitance	12	pF	VB = VCC or GND, f = 1 MHz

\*NOTE: Sampled and guaranteed - but not 100% tested.

CMOS

7

A.C. Switching Specifications () (Operating)

HPL-16RC8,6,4-5(VCC =  $5.0V \pm 10\%$ , TA =  $0^{\circ}C$  to +75°C)HPL-16RC8,6,4-9(VCC =  $5.0V \pm 10\%$ , TA = -40°C to +85°C)HPL-16RC8,6,4-8(VCC =  $5.0V \pm 10\%$ , TA = -55°C to +125°C)

SYMBOL			HPL-16RC	3,6,4-5	HPL-16RC	3.6.4-9	HPL-16RC8,6,4-8		
JEDEC STANDARD	OLD SYMBOL	PARAMETER	MIN		MIN	мах	MIN	MAX	UNITS
TDVQH1	TPD	Propagation delay Input or I/O to Active High Output	-	125	-	125	-	125	ns
	TPD	Propagation delay Input or I/O to Active Low Output	-	125	•	125		125	ns
	ŤPZX	Enable Access Time to Active High Output - Product Term Controlled	TDVQZ1	125	TDVQZ1	125	TDVQZ1	125	ns
TDVQL2	TPZX	Enable Access Time to Active Low Output-Product Term Controlled	TDVQZ2	125	TDVQZ2	125	TDVQZ2	125	ns
TDVQZ1	TPXZ	Disable Access Time from Active High Output-Product Term Controlled	-	125		125	•	125	ns
	TPXZ	Disable Access Time from Active Low Output-Product Term Controlled	•	125	•	125	•	125	ns
тснон	TCLK	Propagation delay Clock to Active High	-	60	•	60	•	60	ns
TCHQL	TCLK	Propagation delay Clock to Active Low	•	60		60	-	60	ns
	TPZX	Enable Access Time to Active High Output - Enable Pin Controlled	TGHQZ1	60	TGHQZ1	60	TGHQZ1	60	ns
	TPZX	Enable Access Time to Active Low Output - Enable Pin Controlled	TGHQZ2	60	TGHQZ2	60	TGHQZ2	60	ns
TGHQZ1	TPXZ	Disable Access Time from Active High Output - Enable Pin Controlled	•	60	•	60	•	60	ns
TGHQZ2	TPXZ	Disable Access Time from Active Low Output - Enable Pin Controlled	•	60	-	60	•	60	ns
TDVCH	TSU	Data Setup Time	125	-	125	- 1	125		ns
TCHDX	тн	Data Hold Time	0	-	0	•	0	•	ns
TCHCL	TW	Clock Pulse Width (High)	25		25	-	25	-	ns
TCLCH	TW	Clock Pulse Width (Low)	25	-	25	-	25	-	ns
) fMAX	fMAX	Maximum Frequency	-	5	-	5	-	5	MHz

① Enable access time is guaranteed to be greater than disable access time to avoid device contention.

## Switching Time Definitions

#### **Asynchronous Outputs**





#### Programming

Following is the programming procedure used for the HPL-16RC8,6,4 programmable logic devices. These devices are manufactured with all fuses intact. Any desired fuse can be programmed by following the simple procedure shown on the following page. One may build a programmer to satisfy the specifications described in the table, or use any of the commercially available programmers which meets these specifications. Please contact Harris for a list of approved programmers.

<b></b>		TEST				
SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
VCCP	VCC Voltage During Programming		11.50	12.00	12.00	V
VCCV	VCC Voltage During Verify		4.75	5.00	5.25	v
ICCP	IC Limit During Programming			100	200	mA
VNEG	Edit Enable & Mode Select Voltage		-5.00	-5.00	-7.00	v
INEG VIL VIHV VIHP	Edit Enable & Mode Select Current Input Voltage Low Input Voltage High Input Voltage High	Verify Programming	0.00 ③ VCCV-2 ④ VCCP-2	0.00 VCCV VCCP	-5.00 0.80 VCCV VCCP	mA V V V
IILP IIHV IIHP	Input Current Low Input Current High Input Current High	VIL = 0.0V Verify Programming		0 0 0	1 1 1	Αμ Αμ Αμ
VSI VSP	Verify voltage Verify voltage	Intact Fuse Programmed Fuse	3.00	3.30 0.00	0.50	V V
TV PWP td tr1 tr2 tf1 tf2 tNEG TPP FL	Verify Pulse Delay Programming Width Pulse Seq. Delay Signal Rise Time VCC Rise Time VCC Rail Time VCC Fall Time VCC Fall Time Mode Select Width Programming Period Fuse Attempts/Link	10% to 90% 10% to 90% 90% to 10% 90% to 10%	500 4.5 1 0.01 0.01 0.01 0.01 1	750 5.0 1 0.1 0.1 0.1 0.1 1 5.1	1000 5.5 10 5 1 5 5 5 2	μ58C msec μ58C μ58C μ58C μ58C μ58C μ58C μ58C μ58C Cycles

#### TABLE 1 **PROGRAMMING SPECIFICATIONS**

Inputs defined as logic "1" (VIHV or VIHP) must track the VCC power supply when the supply is raised or lowered. The input levels should never exceed the level on the VCC PIN.



While programming the CMUS MPL<sup>1</sup><sup>m</sup> device, no pins should be left floating. EDIT OUT appears as an open drein output during programming. It should be tied to 60D through a IM-ohn resistor.
 CMOS HPL outputs are not put into a high impedance state (suitable for row and column address application) until the device is reset and put into the delt mode. For this reson it is recommended that the outputs be left floating until the addit mode is enabled or that the outputs device is reset and put into the delt mode. For this reson it is recommended that the outputs be left floating until the det mode is enabled or that the outputs be driven thru a 2K-ohn resistor.
 It is suggested that a 0.01µF capacitor be put between VCC and GND to minimize VCC voltage spikes. Also, particular care should be exercised in regard to transients on the MODE SELECT and MODE RESET pins, which could place the device in the incorrect mode.

## Programming Procedure

③ Set-Up:

- NOTE: Refer to the Figure 1 for the pin definitions, Table 1 for the timing and level definitions, Table 2 for the mode decode, and Tables 3 & 4 for the address decoding.
  - a. During programming, no pins should be left floating. b. EDIT OUT (Pin 12) should be terminated with a 1 Mohm (± 1%) resistor to GND and stray capacitances on this pin should be  $\leq 50$  pF.
  - Set GND to 0.00 volts.
  - Outputs are only in a high impedance state (and available for addressing of edit mode rows and cold ٩ umns) while in Edit Modes 1 thru 4. Do not apply signals to these pins until a valid Edit Mode is entered
  - e. All input and bi-directional pins should be at zero volts nominal with a maximum of 0.3 volts applied.
  - Apply VCCV to the part. No input should ever ex- (i) ceed the level on the VCC PIN.
- ② Mode Reset/Edit Enable:
  - Wait to and reset the edit control logic by pulsing the MODE RESET PIN to VNEG for tNEG.
  - b. Wait to and enable Edit mode by applying VNEG to the EDIT ENABLE PIN.
- 0 Mode Select:
  - a. Wait td and select EDIT MODE 1 by pulsing the MODE SELECT PIN to VNEG for tNEG. Subsequent pulses will increment the mode to 2, 3 and 4 sequentially (sequencing the device beyond mode 4 will result in unpredictable results --- if in doubt, return to STEP 2).
  - Verify entry into the proper mode by addressing col-umn 64 and the row indicated in Table 2, waiting TV b.  $^{\odot}$ and monitoring the EDIT OUT PIN for the proper data.
  - Address column 65 and the row indicated in Table 2, wait TV and monitor the EDIT OUT PIN for the proper data. If both steps 3b and 3c are correct, then the proper mode has been selected.
  - To re-enter a mode lower than the current mode, return to step 2. Mode 1 can only be (re-)entered ۲ from step 2.

- Image: Fuse select:
  - NOTE: The voltage for a logical "1" (VIHP) must not exceed VCCP and must track VCCP as it rises from VCCV in step 5.
    - a. wait to and select a row by applying the appropriate address from Table 3.
    - Select a column by applying the appropriate adh dress from Table 4.

Verify Intact Fuse:

- NOTE: Skip this step for post-programming verify. a. Wait TV and monitor EDIT OUT (Pin 12) for VSI.
  - If EDIT OUT has indicated less than VSI, the fuse b. is not intact. Reject this device for a non-blank matrix.
- Program the Fuse:
- NOTE: The PROTECT and POLARITY fuses can be accessed from either mode 1 or mode 3 by applying the ad
  - dresses indicated in Tables 3 & 4. THE 'PROTECT' FUSE SHOULD NOT BE PRO-GRAMMED UNTIL ALL OTHER FUSES HAVE BEEN PROGRAMMED AND VERIFIED AS PROGRAMM-ING THIS FUSE DEFEATS ALL FURTHER VERIFICATION !!
  - a. Wait to and raise the VCC PIN to VCCP (allow VIHP to track this rise)
  - Wait to and pulse the PROGRAM PIN(Pin 1) to VIHP for a duration of PWP.
  - Wait to and lower the VCC PIN to VCCV (allow VIHP to track this fall)

Verify Fuse:

- a. Wait TV and monitor EDIT OUT for VSP (or VSI if verifying an intact fuse).
- If EDIT OUT has indicated greater than VSP for an b. attempted programmed fuse, repeat step 6 so that the fuse receives a maximum of FL fusing attempts.
- Repeat steps 4 through 7 for all addresses in a given mode .....
- Repeat steps 3 through 8 for all modes.



7-17

				•						
	MODE		COLUMN	ROW	ER LOC	T OUT(P				
	1		64 65	00		8	5			
[	2		64 65	1		C C	1			
	3 84 2 1 85 2 0									
[	4		84 65	3		1				
	t least 'he con ibove to		T MOL	DE RO	)W SE			roper ( esses i and 4.	edit mo	xde. able
v	A7	<b>A6</b>	R6	R4 R	• •	Al	Ro		WARIAB	LE
ABER 0	Pin 9 H	Pin 8 H				Pin 3 H	Pin 2	16RCa	15RC8	18RC4
	l II	I				Ľ	Đ.	11	12	01934567
	8	H	Į.	Ë		H		14	14	210
		<u>+</u>		<u>     </u>	L H		H	17	16	
	Ē	Ē	Ę	ĘĘ	ĥ	ŧ	1	/10 /11 /12	/10 /12	/0/1/2/34/68//7
	E	Ę	i.			Ę	Ę.	/13 /14	//3	//3
	Ĥ	H L			ļ.		Ľ		/18 /17	/16
		i	Ĩ	88	1	Ĩ	5	121	161	222
		1	H	H H	. I	H	8	22	P3	
	[	Ï	ł		5	H	H	2	10	
						ĥ		17 Mar	181 //55	783
	ĮĘ	Ę	L.	5 8	, H	Ļ	Ę	FE AL	10	
	Į	ĥ	Ř,	1	į	Ę	ΕÌ	æ		2
	H	H I		<u>ь</u> н_н	<u> </u>	Ē.	- #-		/80 FIGURE	/80
	LEC	BEND:	L = 1	Logic Lov	• н	Logic	high.			
		HT         HT           0         H	EDI	E: 'At least two addresses 'The conversion from the above to the actual pin EDIT MOL HPL AT7 As AS H H H H H H H H H H	E: *At least two addresses must be The conversion from the decimination from the decimination from the sectual pin levels of the scrual pin levels of the scruel pin level	E: At least two addressee must be checked The conversion from the decimal column above to the actual pin levels can be main EDIT MODE ROW SE TABLE 3 HPL-16RC8,6,4	E: 'At least two addresses must be checked to verif 'The conversion from the decimal column and ro above to the actual pin levels can be made in Ta EDIT MODE ROW SELECT TABLE 3 HPL-16RC5,6,4	E: *At least two addresses must be checked to verify the p The conversion from the decimal column and row addr above to the actual pin levels can be made in Tables 3 EDIT MODE ROW SELECT TABLE 3 HPL-16RC8,6,4	E: *At least two addresses must be checked to verify the proper The conversion from the decimal column and row addresses above to the actual pin levels can be made in Tables 3 and 4. EDIT MODE ROW SELECT TABLE 3 HPL-16RC8,6,4	E: *At least two addresses must be checked to verify the proper edit mo The conversion from the decimal column and row addresses in the 1 above to the actual pin levels can be made in Tables 3 and 4. EDIT MODE ROW SELECT TABLE 3 HPL-16RC8,6,4

# EDIT MODE COLUMN SELECT TABLE 4

COLUMN	C6 Pin 13	C5 Pin 14	C4 Pin 15	C3 Pin 16	C2 Pin 17	C1 Pin 18	C0 Pin 19	1
0					L		<u></u>	
2	Ļ	Ļ	ţ	Ļ	Ļ	ĥ	Ľ	!
4	L	Ľ	Ľ	Ľ	Ĥ	H L	Ľ	P
5	L	Ļ	L	ŀ	H	L	Ĥ	
7	Ē	Ē	Ę	i.	Ĥ	H	ų.	
9	L.	Ľ	Ľ	H	Ľ	Ł	ĥ	R
10	L	Ĺ	Ľ	H	Ļ	H	Ľ	
12	Ē	Ē	Ē	H	Ē	Ë	Ë	0
14	ĩ	Ę.	Ē.	H	Ĥ	Ĥ	2	
15	Ł	Ĺ	ĥ	H L	Ľ	Ľ	H	
17	ŀ	Ē	H	Ē	Ē	Ē	Ĥ	
19	Ē	Ę	H	ĩ	Ľ	- A	Ĥ	1
20	Ľ	t	H	Ł	H	Ł	ĥ	υ
22	ŀ	ŀ	H	Ē	H	÷.	Ë	U U
24	Ē	Ę	H	- H	Ę.	Ê	Ε.	
26	t	Ł	H	H	Ł	ĥ	Ľ	c
27	ŀ	ŀ	H	H	Ē	н	Ħ.	
29	Ē	Ē	H	H	H	Ľ.	- H	
31	t	Ł	H	H	H	H	h	т
32	Ŀ	H	ŀ	ŀ	ŀ	F	6	
34	Ę	H	ĩ	Ē	Ē	Ĥ	Ę.	
38	Ę.	8	Ę.	t	ĥ	1	2	
37	Ł	H	Ŀ	L.	뷥	Ŀ	H	
30	Ē	H	Ē	Ē	Ĥ	Ĥ	Ĥ.	Ŧ
4	Ę.	Ĥ	E	R	Ł	Ł	Ĥ,	
	Ł	H	Ŀ	H	L	ŭ	L	
44	Ē	H	Ē	H	8	Ę.	i i	E
46	Ę.	8	Ę.	H	Ĥ	Ĥ.	1	
46	Ł	H	ĥ	Ľ	Ľ	Ľ	H	
49	Ē	H	H	Ē	Ē	Ē	Ē	R
51	Ę.	8	H	Ľ	Ľ.	8	1	
63	Ł	H	H	Ł	H	Ł	- L	м
64	ŀ	H	5	ŀ	H	8	Ë	
56	Ē	H	H	Ĥ	Ę.	Ę.	- Ç	(
58	t	8	8	8	Ł	h	1	S
59	L	H.	H	H	Ŀ	H	- H	
i i	Ē	H	H	H	H	5	- <u>Ř</u>	
63	t i	8	A	8	8	H	- h	
0 1 2 3 4 5 6 7 8 9 10 11 2 3 4 5 6 7 8 9 10 11 12 13 14 5 6 7 8 9 10 11 12 12 14 15 6 7 8 9 10 11 12 12 14 15 6 7 8 9 10 11 12 12 14 15 16 17 18 10 12 12 22 24 25 24 25 24 25 24 25 24 25 24 25 24 25 24 25 24 25 24 25 27 25 24 25 27 25 24 25 24 25 24 25 24 25 24 25 24 25 24 25 27 25 26 27 25 26 27 25 26 27 25 26 27 25 26 27 25 26 27 25 26 27 26 27 26 27 26 27 26 27 26 27 26 27 26 27 26 27 26 27 26 26 27 26 27 26 27 26 27 26 27 26 27 26 27 26 27 26 27 26 27 26 27 26 27 26 26 27 26 26 27 26 27 26 27 26 27 26 27 26 27 27 27 27 27 27 27 27 27 27								MODE           VERIFY           Pin 16         O           Pin 17         U           Pin 16         T           Pin 16         T           Pin 16         T           Pin 17         U           Pin 18         T           Pin 13         T           Pin 12         Y           PROTECT
58	H	ŀ	Ļ.	Ļ.	Ĥ.	Ē	<u> </u>	Pin 19 P
%	H	Ľ	L	Ľ	H	ĥ	- <u>Ľ</u>	
1 72	H	Ľ	F	Ļ	H	H	- Ħ	Bin te T A
7	H	Ę.	Ļ.	8	Ę	t	H I	Pin 18 0 0 Pin 17 U L Pin 18 T A Pin 18 P R Pin 14 U I Pin 13 T T
75	H	Ł	L	H	Ľ	H	_ 뉴	Pin 19 P Pin 19 0 0 Pin 17 U L Pin 16 P R Pin 18 P R Pin 14 U I Pin 12 Y
76	н	<u> </u>	Ē	H	H	î	- L	PROTECT
	LEG	END:	L = Log	lic Low		H = Log	ic High.	

HPL-16RC8, 6, 4