Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Not read

Send any inquiries to http://www.renesas.com/inquiry.



Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights
 of third parties by or arising from the use of Renesas Electronics products or technical information described in this document.
 No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights
 of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



R2J20651NP

Integrated Driver – MOS FET (DrMOS)

REJ03G1743-0400 Rev.4.00 Mar 12, 2010


Description

The R2J20651NP multi-chip module incorporates a high-side MOS FET, low-side MOS FET, and MOS-FET driver in a single QFN package. The on and off timing of the power MOS FET is optimized by the built-in driver, making this device suitable for large-current buck converters. The chip also incorporates a high-side bootstrap Schottky barrier diode (SBD), eliminating the need for an external SBD for this purpose.


Features

- Compliant with Intel 6 × 6 DrMOS specification
- Built-in power MOS FET suitable for applications with 5 V/12 V input
- Built-in driver circuit which matches the power MOS FET
- Built-in tri-state input function which can support a number of PWM controllers
- Capable of both 3.3 V and 5 V PWM signal
- VIN operating-voltage range: 16 V max
- High-frequency operation (above 1 MHz) possible
- Large average output current (Max. 35 A)
- Achieve low power dissipation
- Controllable driver: Remote on/off
- Low-side MOS FET disabled function for DCM operation
- Built-in thermal warning
- Built-in Schottky diode for bootstrapping
- Small package: QFN40 (6 mm × 6 mm × 0.95 mm)
- Terminal Pb-free/Halogen-free

Outline




Block Diagram



Notes: 1. Truth table for the DISBL# pin.

DISBL# Input	Driver Chip Status		
"L"	Shutdown (GL, GH = "L")		
"Open"	Shutdown (GL, GH = "L")		
"H"	Enable (GL, GH = "Active")		


3. Output signal from the UVL block




2. Truth table for the LSDBL# pin.

LSDBL# Input	GL Status	
"L"	"L"	
"Open"	"Active"	
"H"	"Active"	

4. Output signal from the THWN block



Pin Arrangement



Note: All die-pads (three pads in total) should be soldered to PCB.

Pin Description

Pin Name	Pin No.	Descri <mark>ption</mark>	Remarks
LSDBL#	1	Low-side gate disable	When asserted "L" signal, Low-side gate disable
VCIN	2	Control input voltage (+5 V input)	Driver Vcc input
VDRV	3	Gate supply voltage (+5 V input)	5 V gate drive
BOOT	4	Bootstrap voltage pin	To be supplied +5 V through internal SBD
CGND	5, 37, Pad	Control signal ground	Should be connected to PGND externally
GH	6	High-side gate signal	Pin for Monitor
VIN	8 to 14, Pad	Input voltage	
VSWH	7, 15, 29 to 35, Pad	Phase output/Switch output	
PGND	16 to 28	Power ground	
GL	36	Low-side gate signal	Pin for Monitor
THWN	38	Thermal warning	Thermal warning when over 130°C
DISBL#	39	Signal disable	Disabled when DISBL# is "L"
PWM	40	PWM drive logic input	Capable of both 3.3 V and 5 V logic input


Absolute Maximum Ratings

 $(Ta = 25^{\circ}C)$

Item	Symbol	Rating	Units	Note
Power dissipation	Pt(25)	25	W	1
	Pt(110)	8		
Average output current	lout	35	А	
Input voltage	VIN (DC)	-0.3 to +16	V	2
	VIN (AC)	20		2, 3
Supply voltage & Drive voltage	VCIN & VDRV	-0.3 to +6	V	2
Switch node voltage	VSWH (DC)	16	V	2
	VSWH (AC)	25		2, 3
BOOT voltage	VBOOT (DC)	22	V	2
	VBOOT (AC)	25		2, 3
I/O voltage	Vpwm, Vdisble,	-0.3 to VCIN + 0.3	V	2, 4
	VIsdbl, Vthwn			
Operating junction temperature	Tj-opr	-40 to +150	°C	
Storage temperature	Tstg	–55 to +150	°C	

Notes: 1. Pt(25) represents a PCB temperature of 25°C, and Pt(110) represents 110°C.

- 2. Rated voltages are relative to voltages on the CGND and PGND pins.
- 3. The specification values indicated "AC" are limited within 100 ns.
- 4. VCIN + 0.3 V < 6 V



Recommended Operating Condition

Item	Symbol	Rating	Units	Note
Input voltage	VIN	4.5 to 14	V	
Supply voltage & Drive voltage	VCIN & VDRV	4.5 to 5.5	V	

Electrical Characteristics


(Ta = 25°C, VCIN = 5 V, VDRV = 5 V, VSWH = 0 V, unless otherwise specified)

	Item	Symbol	Min	Тур	Max	Units	Test Conditions
Supply	VCIN start threshold	V _H	3.1	3.5	3.9	V	
	VCIN shutdown threshold	V _L	2.7	3.0	3.3	V	
	UVLO hysteresis	dUVL	_	0.5	_	V	$V_H - V_L$
	VCIN operating current	I _{CIN}	_	29	_	mA	f _{PWM} = 1 MHz,
							Ton_pwm = 120 ns
	VCIN disable current	I _{CIN-DISBL}	_	_	50	μΑ	DISBL# = 0 V, PWM = 0 V,
							LSDBL# = Open
PWM	PWM rising threshold	V_{H-PWM}	1.7	2.1	2.5	V	
input	PWM falling threshold	V_{L-PWM}	0.9	1.2	1.5	V	
	PWM input resistance	R _{IN-PWM}	42	70	98	kΩ	PWM = 1 V
	Tri-state shutdown window	V _{IN-SD}	$V_{L\text{-PWM}}$	_	V_{H-PWM}	V	
	Shutdown hold-off time	t _{HOLD-OFF} *1	_	240	_	ns	
DISBL#	Disable threshold	V _{DISBL}	0.9	1.2	1.5	V	
input	Enable threshold	V _{ENBL}	1.9	2.4	2.9	V	
	Input current	I _{DISBL}	_	0.5	2.0	μΑ	DISBL# = 1 V
LSDBL#	Low-side activation threshold	V _{LSDBLH}	1.9	2.4	2.9	V	
input	Low-side disable threshold	V _{LSDBLL}	0.9	1.2	1.5	V	
	Input current	I _{LSDBL}	-54	-27	-13.5	μΑ	LSDBL# = 1 V
Thermal	Warning temperature	T _{THWN} * ¹	110	130	-	°C	Driver IC temperature
warning	Temperature hysteresis	T _{HYS} *1	_	15	_	°C	
	THWN on resistance	R _{THWN} *1	1.0	2.5	4.0	kΩ	THWN = 1 V
	THWN leakage current	I _{LEAK}		0.001	1.0	μΑ	THWN = 5 V

Note: 1. Reference values for design. Not 100% tested in production.


Not recall

Pin Connection




Typical Application


(1) 12 V Input Power




(2) 5 V Input Power




Test Circuit



Typical Data



Typical Data (cont.)



Description of Operation

The DrMOS multi-chip module incorporates a high-side MOS FET, low-side MOS FET, and MOS-FET driver in a single QFN package. Since the parasitic inductance between each chip is extremely small, the module is highly suitable for use in buck converters to be operated at high frequencies. The control timing between the high-side MOS FET, low-side MOS FET, and driver is optimized so that high efficiency can be obtained at low output-voltage.

VCIN & DISBL#

The VCIN pin is connected to the UVL (under-voltage lockout) module, so that the driver is disabled as long as VCIN is 3.5 V or less. On cancellation of UVL, the driver remains enabled until the UVL input is driven to 3.0 V or less. The signal on pin DISBL# also enables or disables the circuit.

Voltages from -0.3 V to VCIN can be applied to the DISBL# pin, so on/off control by a logic IC or the use of a resistor, etc., to pull the DISBL# line up to VCIN are both possible.

VCIN	DISBL#	Driver State	
L	*	Disable (GL, GH = L)	
Н	L	Disable (GL, GH = L)	
Н	Н	Active	
Н	Open	Disable (GL, GH = L)	

PWM & LSDBL#

The PWM pin is the signal input pin for the driver chip. The input-voltage range is -0.3 V to (VCIN + 0.3 V). When the PWM input is high, the gate of the high-side MOS FET (GH) is high and the gate of the low-side MOS FET (GL) is low.

PWM	GH	GL
L	L	Н
Н	Н	L

The LSDBL# pin is the low-side gate disable pin for "Discontinuous Conduction Mode (DCM)" when LSDBL# is low.

Figure 1 shows the typical high-side and low-side gate switching and inductor current (IL) during Continuous Conduction Mode (CCM) and low-side gate disabled when asserting low-side disable signal.

This pin is internally pulled up to VCIN with 150 k Ω resistor.

When low-side disable function is not used, keep this pin open or pulled up to VCIN.




Figure 1.1 Typical Signals During CCM




Figure 1.2 Typical Signals During Low-Side Disable Operation

The PWM input is TTL level and has hysteresis. When the signal route from the control IC is high impedance, the tristate function turns off the high- and low-side MOS FETs. This function operates when the PWM input signal stays in the input hysteresis window for 240 ns (typ.). After the tri-state mode has been entered and GH and GL have become low, a PWM input voltage of 2.1 V or more is required to make the circuit return to normal operation.




Figure 2

THWN

This thermal warning feature is the indication of the high temperature status.

THWN is an open drain logic output signal and need to connect a pull-up resistor (ex. 51 k Ω) to THWN for systems with the thermal warning implementation.

When the chip temperature of the internal driver IC becomes over 130°C, thermal warning function operates.

This signal is only indication for the system controller and does not disable DrMOS operation.

When thermal warning function is not used, keep this pin open.





Figure 3

MOS FETs

The MOS FETs incorporated in R2J20651NP are highly suitable for synchronous-rectification buck conversion. For the high-side MOS FET, the drain is connected to the VIN pin and the source is connected to the VSWH pin. For the low-side MOS FET, the drain is connected to the VSWH pin and the source is connected to the PGND pin.



PCB Layout Example

Figure 4 shows an example of the PCB layout for the R2J20651NP. Placing several ceramic capacitors (e.g. $10~\mu F$) between VIN and PGND can be expected to the decreasing switching noise and improvement of efficiency.

In that case, it is necessary to connect each GND pattern with low impedance by using other PCB layers.

Moreover, by taking the wide VSWH pattern, the effect of letting the heat from the low side MOS FET can be expected.

When R2J20651NP is mounted on a small substrate like POL module, the temperature rising of the device could be eased if the thermal via-hole is added under the pad of VIN and VSWH.




Figure 4 R2J20651NP PCB Layout Example (Top View)

Footprint Example

(Unit: mm)





Figure 5 Footprint Example

Package Dimensions



Ordering Information

Part Name	Quantity	Shipping Container
R2J20651NP#G3	2500 pcs	Taping Reel

Renesas Technology Corp. sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

- Renesas lechnology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan Notes:

 1. This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warrantes or representations with respect to the accuracy or completeness of the information in this document nor grants any license to any intellectual property girbs to any other rights of oral for Renesas or any third party with respect to the information in this document in this document or the purpose of the respect of the information in this document in the product data, diagrams, charts, programs, algorithms, and application critical examples.

 3. You should not use the products of the technology described in this document for the purpose of military use. When exporting the products or technology described herein, you should follow the applicable export control laws and regulations, and procedures required by such laws and regulations, and procedures required to the date this document, including the suitability of such information in the deciment, the deciment of t



RENESAS SALES OFFICES

http://www.renesas.com

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

Renesas Technology America, Inc

450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd.
Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120 Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7858/7898

Renesas Technology Hong Kong Ltd.
7th Floor, North Tower, World Finance Centre, Harbour City, Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2377-3473

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 3518-3399

Renesas Technology Singapore Pte. Ltd.

1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510