# ISL8323, ISL8324, ISL8325



Data Sheet

### October 7, 2015

```
FN6023.2
```

## Low-Voltage, Single Supply, Dual SPST Analog Switches

The Intersil ISL8323–ISL8325 devices are precision, dual analog switches designed to operate from a single +2.7V to +12V supply. Targeted applications include battery powered equipment that benefit from the devices' low power consumption (5 $\mu$ W), low leakage currents (100pA max), and fast switching speeds. Excellent R<sub>ON</sub> matching and flatness maintain signal fidelity over the whole input range.

The ISL8323/ISL8324/ISL8325 are dual single-pole/singlethrow (SPST) devices. The ISL8323 has two normally open (NO) switches; the ISL8324 has two normally closed (NC) switches; the ISL8325 has one NO and one NC switch and can be used as an SPDT. Table 1 summarizes the performance of this family. For higher performance, pin compatible versions, or SOT-23 packaged devices, see the ISL5120-23 data sheet.

#### TABLE 1. SUMMARY OF FEATURES

	ISL8323	ISL8324 No Longer Available or Supported	ISL8325 No Longer Available or Supported	
Number of Switches	2	2	2	
SW 1 / SW 2	NO / NO	NC / NC	NO / NC	
3.3V R <sub>ON</sub> (Max)	175Ω	175Ω	175Ω	
3.3V t <sub>ON</sub> / t <sub>OFF</sub> (Max)	400 / 125ns	400 / 125ns	400 / 125ns	
5V R <sub>ON</sub> (Max)	60Ω	60Ω	60Ω	
5V t <sub>ON</sub> / t <sub>OFF</sub> (Max)	150 / 100ns	150 / 100ns	150 / 100ns	
Packages	8 Ld SOIC			

## **Related Literature**

• Technical Brief TB363 *Guidelines for Handling and Processing Moisture Sensitive Surface Mount Devices* (*SMDs*)

### Features

- Drop-in Replacements for MAX323 MAX325 in Single Supply Applications up to 12V.
- ON Resistance (R<sub>ON</sub>) ..... 60Ω (Max)
  R<sub>ON</sub> Matching Between Channels..... 2Ω (Max)
- Low Charge Injection ...... 5pC (Max)
- Single Supply Operation..... +2.7V to +12V
- + Low Power Consumption (P\_D).....<br/>5 $\mu W$
- Low Leakage Current (Max at 85°C) ..... 5nA
  Fast Switching Action
- t<sub>OFF</sub> ...... 100ns (Max)
- Guaranteed Break-Before-Make (ISL8325 only)
- Minimum 2000V ESD Protection per Method 3015.7
- TTL, CMOS Compatible
- Pb-free available

### Applications

- Battery Powered, Handheld, and Portable Equipment
  - Cellular/Mobile Phones
  - Pagers
  - Laptops, Notebooks, Palmtops
- Communications Systems
  - Military Radios
  - PBX, PABX
- Test Equipment
  - Ultrasound
  - Electrocardiograph
- Heads-Up Displays
- · Audio and Video Switching
- Various Circuits
  - +3V/+5V DACs and ADCs
  - Sample and Hold Circuits
  - Digital Filters
  - Operational Amplifier Gain Switching Networks
  - High Frequency Analog Switching
  - High Speed Multiplexing
  - Integrator Reset Circuits

Pinouts (Note 1)

ISL8323 (SOIC) TOP VIEW





ISL8324 (SOIC)



NOTE:

1. Switches Shown for Logic "0" Input.

## Truth Table

	ISL8323 ISL8324		ISL	3325
LOGIC	SW 1,2	SW 1,2	SW 1	SW 2
0	OFF	ON	OFF	ON
1	ON	OFF	ON	OFF

NOTE: Logic "0"  $\leq 0.8 V.$  Logic "1"  $\geq 2.4 V.$ 

## **Pin Descriptions**

PIN	FUNCTION		
V+	System Power Supply Input (+2.7V to +12V)		
GND	Ground Connection		
IN	Digital Control Input		
COM	Analog Switch Common Pin		
NO	Analog Switch Normally Open Pin		
NC	Analog Switch Normally Closed Pin		

## **Ordering Information**

PART NO. (BRAND) (Notes 2, 3)	TEMP. RANGE ( <sup>O</sup> C)	PACKAGE RoHS Compliant	PKG. DWG. #
ISL8323IBZ	-40 to 85	8 Ld SOIC	M8.15
ISL8324IBZ (No longer available, recommended replacement: ISL8323IBZ)	-40 to 85	8 Ld SOIC	M8.15
ISL8325IBZ (No longer available, recommended replacement: ISL8323IBZ)	-40 to 85	8 Ld SOIC	M8.15

#### NOTES:

2. Add "-T" suffix to part number for tape and reel packaging.

 Intersil Pb-free products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which is compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J Std-020B.

#### **Absolute Maximum Ratings**

V+ to GND
Input Voltages
IN, NO, NC, COM (Note 2)0.3 to ((V+) + 0.3V)
Continuous Current (NO, NC, or COM) 30mA
Peak Current NO, NC, or COM
(Pulsed 1ms, 10% Duty Cycle, Max) 100mA
ESD Rating (Per MIL-STD-883 Method 3015) >2kV

### **Operating Conditions**

Temperature Range	
ISL832XIX	-40 <sup>o</sup> C to 85 <sup>o</sup> C

### **Thermal Information**

Thermal Resistance (Typical, Note 5)	θ <sub>JA</sub> ( <sup>o</sup> C/W)
8 LD SOIC Package	170
Maximum Junction Temperature (Plastic Package)	
Moisture Sensitivity (See Technical Brief TB363)	
All Packages	Level 1
Maximum Storage Temperature Range	65 <sup>0</sup> C to 150 <sup>0</sup> C
Maximum Lead Temperature (Soldering 10s) (SOIC - Lead Tips Only)	300 <sup>0</sup> C

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

#### NOTES:

4. Signals on NC, NO, COM, or IN exceeding V+ or GND are clamped by internal diodes. Limit forward diode current to maximum current ratings.

5.  $\theta_{JA}$  is measured with the component mounted on a low effective thermal conductivity test board in free air. See Tech Brief TB379 for details.

Electrical Specifications - 5V Supply Test Conditions: V+ = +4.5V to +5.5V, GND = 0V, V <sub>INH</sub> = 2.4V, V <sub>INL</sub> = 0.8V (Note 6), Unless Otherwise Specified						
PARAMETER	TEST CONDITIONS	TEMP ( <sup>o</sup> C)	MIN (NOTE 7)	ТҮР	MAX (NOTE 7)	UNITS
ANALOG SWITCH CHARACTERIS	TICS		1		1	
Analog Signal Range, V <sub>ANALOG</sub>		Full	0	-	V+	V
ON Resistance, R <sub>ON</sub>	V+ = 4.5V, $I_{COM}$ = 1.0mA, $V_{NO}$ or $V_{NC}$ = 3.5V,	25	-	-	60	Ω
	See Figure 5	Full	-	-	75	Ω
R <sub>ON</sub> Matching Between Channels,	V+ = 5V, $I_{COM}$ = 1.0mA, $V_{NO}$ or $V_{NC}$ = 3V	25	-	0.8	2	Ω
ΔR <sub>ON</sub>		Full	-	-	4	Ω
R <sub>ON</sub> Flatness, R <sub>FLAT(ON)</sub>	V+ = 5V, I <sub>COM</sub> = 1.0mA, V <sub>NO</sub> or V <sub>NC</sub> = 1V, 2V, 3V	Full	-	7	8	Ω
NO or NC OFF Leakage Current,	V+ = 5.5V, $V_{COM}$ = 1V, 4.5V, $V_{NO}$ or $V_{NC}$ = 4.5V, 1V,	25	-0.1	-	0.1	nA
INO(OFF) or INC(OFF)	Note 8	Full	-5	-	5	nA
COM OFF Leakage Current,	V+ = 5.5V, $V_{COM}$ = 4.5V, 1V, $V_{NO}$ or $V_{NC}$ = 1V, 4.5V,	25	-0.1	-	0.1	nA
ICOM(OFF)	Note 8	Full	-5	-	5	nA
COM ON Leakage Current,	$V_{+}$ = 5.5V, $V_{COM}$ = 5V, or $V_{NO}$ or $V_{NC}$ = 5V, Note 8	25	-0.2	-	0.2	nA
ICOM(ON)		Full	-10	-	10	nA
DYNAMIC CHARACTERISTICS			1 1		1	
Turn-ON Time, t <sub>ON</sub>	$V_{NO} \text{ or } V_{NC} = 3V, R_L = 1k\Omega, C_L = 35pF, V_{IN} = 0 \text{ to } 3V,$	25	-	-	150	ns
	See Figure 1	Full	-	-	240	ns
Turn-OFF Time, t <sub>OFF</sub>	$V_{NO} \text{ or } V_{NC} = 3V, R_L = 1k\Omega, C_L = 35pF, V_{IN} = 0 \text{ to } 3V,$	25	-	-	100	ns
	See Figure 1	Full	-	-	150	ns
Break-Before-Make Time Delay (ISL8325), t <sub>D</sub>	$R_L = 300\Omega$ , $C_L = 35pF$ , $V_{NO} = V_{NC} = 3V$ , $V_{IN} = 0$ to $3V$ , See Figure 3	Full	2	10	-	ns
Charge Injection, Q	$C_L$ = 1.0nF, $V_G$ = 0V, $R_G$ = 0 $\Omega$ , See Figure 2	25	-	-	5	рС
OFF Isolation	$R_L = 50\Omega$ , $C_L = 5pF$ , f = 1MHz, See Figure 4	25	-	72	-	dB
Crosstalk (Channel-to-Channel)	$R_L = 50\Omega$ , $C_L = 5pF$ , f = 1MHz, See Figure 6	25	-	-85	-	dB
NO or NC OFF Capacitance, COFF	f = 1MHz, $V_{NO}$ or $V_{NC}$ = $V_{COM}$ = 0V, See Figure 7	25	-	9	-	pF
COM OFF Capacitance, C <sub>COM(OFF)</sub>	f = 1MHz, $V_{NO}$ or $V_{NC}$ = $V_{COM}$ = 0V, See Figure 7	25	-	9	-	pF
COM ON Capacitance, C <sub>COM(ON)</sub>	f = 1MHz, $V_{NO}$ or $V_{NC}$ = $V_{COM}$ = 0V, See Figure 7	25	-	22	-	pF
POWER SUPPLY CHARACTERIST	TICS		а — Ц		•	
Power Supply Range		Full	2.7		12	V
Positive Supply Current, I+	V+ = 5.5V, V <sub>IN</sub> = 0V or V+, all channels on or off	Full	-1	0.0001	1	μA

### **Electrical Specifications - 5V Supply**

Test Conditions: V+ = +4.5V to +5.5V, GND = 0V,  $V_{INH}$  = 2.4V,  $V_{INL}$  = 0.8V (Note 6), Unless Otherwise Specified (Continued)

TEST CONDITIONS	TEMP ( <sup>o</sup> C)	MIN (NOTE 7)	ТҮР	MAX (NOTE 7)	UNITS
	Full	-	-	0.8	V
	Full	2.4	-	-	V
	TEST CONDITIONS	TEST CONDITIONS (°C)	TEST CONDITIONS     (°C)     (NOTE 7)       Full     -	TEST CONDITIONS     (°C)     (NOTE 7)     TYP       Full     -	TEST CONDITIONS         (°C)         (NOTE 7)         TYP         (NOTE 7)           Full         -         0.8

NOTES:

6.  $V_{IN}$  = input voltage to perform proper function.

7. The algebraic convention, whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.

8. Leakage parameter is 100% tested at high temp, and guaranteed by correlation at  $25^{\circ}$ C.

#### **Electrical Specifications - 3.3V Supply**

Test Conditions: V+ = +3.0V to +3.6V, GND = 0V, V\_{INH} = 2.4V, V\_{INL} = 0.8V (Note 6), Unless Otherwise Specified

PARAMETER	TEST CONDITIONS	TEMP ( <sup>o</sup> C)	MIN (NOTE 7)	ТҮР	MAX (NOTE 7)	UNITS
ANALOG SWITCH CHARACTER	STICS					
Analog Signal Range, V <sub>ANALOG</sub>		Full	0	-	V+	V
ON Resistance, R <sub>ON</sub>	V+ = 3V, $I_{COM}$ = 1.0mA, $V_{NO}$ or $V_{NC}$ = 1.5V	25	-	-	175	Ω
		Full	-	-	275	Ω
DYNAMIC CHARACTERISTICS						
Turn-ON Time, t <sub>ON</sub>	$V_{NO} \text{ or } V_{NC} = 1.5V, R_L = 1k\Omega, C_L = 35pF, V_{IN} = 0 \text{ to } 3V$	25	-	-	400	ns
		Full			500	ns
Turn-OFF Time, t <sub>OFF</sub>	$V_{NO} \text{ or } V_{NC}$ = 1.5V, $R_L$ =1k $\Omega$ , $C_L$ = 35pF, $V_{IN}$ = 0 to 3V	25	-	-	125	ns
		Full	-	-	175	ns
Break-Before-Make Time Delay (ISL8325), t <sub>D</sub>	$R_L = 300\Omega$ , $C_L = 35pF$ , $V_{NO}$ or $V_{NC} = 1.5V$ , $V_{IN} = 0$ to $3V$	Full	2	-	-	ns
Charge Injection, Q	$C_{L} = 1.0 nF, V_{G} = 0V, R_{G} = 0\Omega$	25	-	-	5	рС
POWER SUPPLY CHARACTERIS	TICS					
Positive Supply Current, I+	V+ = 3.6V, V <sub>IN</sub> = 0V or V+, all channels on or off	Full	-1	-	1	μA

## Test Circuits and Waveforms



Logic input waveform is inverted for switches that have the opposite logic sense.



Repeat test for all switches.  $C_L$  includes fixture and stray capacitance.



FIGURE 1A. MEASUREMENT POINTS







FIGURE 2A. MEASUREMENT POINTS

FIGURE 2. CHARGE INJECTION

٧<sub>G</sub>

**FIGURE 1. SWITCHING TIMES** 

FIGURE 2B. TEST CIRCUIT







FIGURE 3B. TEST CIRCUIT (ISL8325 ONLY)



## Test Circuits and Waveforms (Continued)



FIGURE 4. OFF ISOLATION TEST CIRCUIT



FIGURE 6. CROSSTALK TEST CIRCUIT



FIGURE 5. RON TEST CIRCUIT



FIGURE 7. CAPACITANCE TEST CIRCUIT

## **Detailed Description**

The ISL8323–ISL8325 dual analog switches offer precise switching capability from a single 2.7V to 12V supply with low on-resistance and high speed operation. The devices are especially well suited to portable battery powered equipment thanks to the low operating supply voltage (2.7V), low power consumption ( $5\mu$ W), low leakage currents (100pA max), and the small SOIC packaging. High frequency applications also benefit from the wide bandwidth, and the very high off isolation and crosstalk rejection.

### Supply Sequencing And Overvoltage Protection

With any CMOS device, proper power supply sequencing is required to protect the device from excessive input currents which might permanently damage the IC. All I/O pins contain ESD protection diodes from the pin to V+ and to GND (see Figure 8). To prevent forward biasing these diodes, V+ must be applied before any input signals, and input signal voltages must remain between V+ and GND. If these conditions cannot be guaranteed, then one of the following two protection methods should be employed.

Logic inputs can easily be protected by adding a  $1k\Omega$  resistor in series with the input (see Figure 8). The resistor limits the input current below the threshold that produces permanent damage, and the sub-microamp input current produces an insignificant voltage drop during normal operation.

Adding a series resistor to the switch input defeats the purpose of using a low R<sub>ON</sub> switch, so two small signal diodes can be added in series with the supply pins to provide overvoltage protection for all pins (see Figure 8). These additional diodes limit the analog signal from 1V below V+ to 1V above GND. The low leakage current performance is unaffected by this approach, but the switch resistance may increase, especially at low supply voltages.



FIGURE 8. OVERVOLTAGE PROTECTION

### **Power-Supply Considerations**

The ISL832X construction is typical of most CMOS analog switches, except that they have only two supply pins: V+ and GND. V+ and GND drive the internal CMOS switches and set their analog voltage limits. Unlike switches with a 13V maximum supply voltage, the ISL832X 15V maximum supply voltage provides plenty of room for the 10% tolerance of 12V supplies, as well as room for overshoot and noise spikes.

The minimum recommended supply voltage is 2.7V. It is important to note that the input signal range, switching times, and on-resistance degrade at lower supply voltages. Refer to the electrical specification tables and *Typical Performance* curves for details.

V+ and GND also power the internal logic and level shifters. The level shifters convert the logic levels to switched V+ and GND signals to drive the analog switch gate terminals.

This family of switches cannot be operated with bipolar supplies, because the input switching point becomes negative in this configuration.

### Logic-Level Thresholds

This switch family is TTL compatible (0.8V and 2.4V) over a supply range of 3V to 11V (see Figure 12). At 12V the V<sub>IH</sub> level is about 2.5V. This is still below the TTL guaranteed high output minimum level of 2.8V, but noise margin is reduced. For best results with a 12V supply, use a logic family the provides a V<sub>OH</sub> greater than 3V.

The digital input stages draw supply current whenever the digital input voltage is not at one of the supply rails. Driving the digital input signals from GND to V+ with a fast transition time minimizes power dissipation.

### Leakage Considerations

Reverse ESD protection diodes are internally connected between each analog-signal pin and both V+ and GND. One of these diodes conducts if any analog signal exceeds V+ or GND.

Virtually all the analog leakage current comes from the ESD diodes to V+ or GND. Although the ESD diodes on a given signal pin are identical and therefore fairly well balanced, they are reverse biased differently. Each is biased by either V+ or GND and the analog signal. This means their leakages will vary as the signal varies. The difference in the two diode leakages to the V+ and GND pins constitutes the analog-signal-path leakage current. All analog leakage current flows between each pin and one of the supply terminals, not to the other switch terminal. This is why both sides of a given switch can show leakage currents of the same or opposite polarity. There is no connection between the analog-signal paths and V+ or GND.





FIGURE 13. TURN - ON TIME vs SUPPLY VOLTAGE

V+ (V)



FIGURE 10. RON MATCH vs SWITCH VOLTAGE



FIGURE 12. DIGITAL SWITCHING POINT vs SUPPLY VOLTAGE



## **Die Characteristics**

### DIE DIMENSIONS:

ISL832X: 54 mils x 28 mils (1370µm x 710µm)

### **METALLIZATION:**

Type: Metal 1: AlSi(1%) Thickness: Metal 1: 8kÅ Type: Metal 2: AlSi (1%) Thickness: Metal 2: 10kÅ

### SUBSTRATE POTENTIAL (POWERED UP):

GND

### PASSIVATION:

Type: Silox Thickness: 13kÅ

### TRANSISTOR COUNT:

ISL8323: 66 ISL8324: 66 ISL8325: 66

### PROCESS:

Si Gate CMOS

## **Revision History**

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to the web to make sure that you have the latest revision.

DATE	REVISION	CHANGE
October 7, 2015	FN6023.1	Updated the Ordering Information table on page page 2. Added Revision History and About Intersil sections. Updated Package Outline Drawing M8.15 to the latest revision. Changes are as follows: -New Revision. Remove "u" symbol from drawing (overlaps the "a" on Side View). -Updated to new POD format by removing table and moving dimensions onto drawing and adding land pattern. -Changed in Typical Recommended Land Pattern the following: 2.41(0.095) to 2.20(0.087) 0.76 (0.030) to 0.60(0.023) 0.200 to 5.20(0.205) -Changed Note 1 "1982" to "1994".

### About Intersil

Intersil Corporation is a leading provider of innovative power management and precision analog solutions. The company's products address some of the largest markets within the industrial and infrastructure, mobile computing and high-end consumer markets.

For the most updated datasheet, application notes, related documentation and related parts, please see the respective product information page found at <u>www.intersil.com</u>.

You may report errors or suggestions for improving this datasheet by visiting www.intersil.com/ask.

Reliability reports are also available from our website at www.intersil.com/support.

All Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

# **Package Outline Drawing**

M8.15

8 LEAD NARROW BODY SMALL OUTLINE PLASTIC PACKAGE Rev 4, 1/12



NOTES:

- 1. Dimensioning and tolerancing per ANSI Y14.5M-1994.
- 2. Package length does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side.
- 3. Package width does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25mm (0.010 inch) per side.
- 4. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
- 5. Terminal numbers are shown for reference only.
- 6. The lead width as measured 0.36mm (0.014 inch) or greater above the seating plane, shall not exceed a maximum value of 0.61mm (0.024 inch).
- 7. Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.
- 8. This outline conforms to JEDEC publication MS-012-AA ISSUE C.