August 1998

File Number

902.2

CMOS Analog Multiplexers/Demultiplexers with Logic Level Conversion

The CD4051B, CD4052B, and CD4053B analog multiplexers are digitally-controlled analog switches having low ON impedance and very low OFF leakage current. Control of analog signals up to $20V_{P-P}$ can be achieved by digital signal amplitudes of 4.5V to 20V (if V_{DD} - V_{SS} = 3V, a V_{DD} - V_{EE} of up to 13V can be controlled; for V_{DD} - V_{DD} level differences above 13V, a V_{DD} - V_{DD} of at least 4.5V is required). For example, if V_{DD} = +4.5V, V_{DD} = 0V, and V_{DD} = -13.5V, analog signals from -13.5V to +4.5V can be controlled by digital inputs of 0V to 5V. These multiplexer circuits dissipate extremely low quiescent power over the full V_{DD} - V_{DD} and V_{DD} - V_{DD} supply-voltage ranges, independent of the logic state of the control signals. When a logic "1" is present at the inhibit input terminal, all channels are off.

The CD4051B is a single 8-Channel multiplexer having three binary control inputs, A, B, and C, and an inhibit input. The three binary signals select 1 of 8 channels to be turned on, and connect one of the 8 inputs to the output.

The CD4052B is a differential 4-Channel multiplexer having two binary control inputs, A and B, and an inhibit input. The two binary input signals select 1 of 4 pairs of channels to be turned on and connect the analog inputs to the outputs.

The CD4053B is a triple 2-Channel multiplexer having three separate digital control inputs, A, B, and C, and an inhibit input. Each control input selects one of a pair of channels which are connected in a single-pole, double-throw configuration.

When these devices are used as demultiplexers, the "CHANNEL IN/OUT" terminals are the outputs and the "COMMON OUT/IN" terminals are the inputs.

Ordering Information

PART NUMBER	TEMP. RANGE (°C)	PACKAGE	PKG. NO.
CD4051BF, CD4052BF, CD4053BF	-55 to 125	16 Ld CERDIP	F16.3
CD4051BE, CD4052BE, CD4053BE	-55 to 125	16 Ld PDIP	E16.3
CD4051BM, CD4052BM, CD4053BM	-55 to 125	16 Ld SOIC	M16.15

Features


- Wide Range of Digital and Analog Signal Levels

 - Analog. ≤20V_{P-P}
- Low ON Resistance, 125 Ω (Typ) Over 15 V_{P-P} Signal Input Range for V_{DD} - V_{EE} = 18V
- High OFF Resistance, Channel Leakage of ±100pA (Typ) at V_{DD}-V_{FF} = 18V
- Logic-Level Conversion for Digital Addressing Signals of 3V to 20V (V_{DD}-V_{SS} = 3V to 20V) to Switch Analog Signals to 20V_{P-P} (V_{DD}-V_{FF} = 20V)
- Matched Switch Characteristics, $r_{ON} = 5\Omega$ (Typ) for V_{DD} - $V_{EE} = 15V$
- Very Low Quiescent Power Dissipation Under All Digital-Control Input and Supply Conditions, 0.2μW (Typ) at VDD-VSS = VDD-VFF = 10V
- · Binary Address Decoding on Chip
- 5V, 10V and 15V Parametric Ratings
- 10% Tested for Quiescent Current at 20V
- Maximum Input Current of 1μA at 18V Over Full Package Temperature Range, 100nA at 18V and 25°C
- Break-Before-Make Switching Eliminates Channel Overlap


Applications

- · Analog and Digital Multiplexing and Demultiplexing
- · A/D and D/A Conversion
- Signal Gating

Pinouts




Functional Block Diagrams




Functional Block Diagrams (Continued)

CD4052B



CD4053B



CD4051B, CD4052B, CD4053B

TRUTH TABLES

I	NPUT ST	TATES		
INHIBIT	С	В	Α	"ON" CHANNEL(S)
CD4051B				
0	0	0	0	0
0	0	0	1	1
0	0	1	0	2
0	0	1	1	3
0	1	0	0	4
0	1	0	1	5
0	1	1	0	6
0	1	1	1	7
1	Х	Х	Х	None
CD4052B		•	•	•
INHIBIT	I	В	Α	
0		0	0	0x, 0y
0		0	1	1x, 1y
0		1	0	2x, 2y
0		1	1	3x, 3y
1		X	Х	None
CD4053B				
INHIBIT	Α	OR B OF	R C	
0		0		ax or bx or cx
0		1		ay or by or cy
1		Х		None

X = Don't Care

CD4051B, CD4052B, CD4053B

Absolute Maximum Ratings

Supply Voltage (V+ to V-) Voltages Referenced to VSS Terminal -0.5V to 20V DC Input Voltage Range -0.5V to $V_{DD} + 0.5V$ DC Input Current, Any One Input ± 10 mA

Operating Conditions

Temperature Range	 -55°C to 125°C
remperature riange	 00 0 10 120 0

Thermal Information

Thermal Resistance (Typical, Note 1)	θ _{JA} (^o C/W)	θ _{JC} (oC/W)
PDIP Package	90	N/A
CERDIP Package	115	45
SOIC Package	115	N/A
Maximum Junction Temperature (Ceramic F		175 ⁰ 0
Maximum Junction Temperature (Plastic F	Package)	150 ⁰ C
Maximum Storage Temperature Range	6!	5 ⁰ C to 150 ⁰ C
Maximum Lead Temperature (Soldering 1	0s)	265 ⁰ 0
(SOIC - Lead Tips Only)		

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

1. θ_{JA} is measured with the component mounted on an evaluation PC board in free air.

Electrical Specifications Common Conditions Here: If Whole Table is For the Full Temp. Range, $V_{SUPPLY} = \pm 5V$, $A_V = +1$, $R_L = 100\Omega$, Unless Otherwise Specified (Note 3)

		CONDIT	IONS			LIMITS	AT INDIC	ATED T	EMPERA	TURES (°C)	
										25		
PARAMETER	V _{IS} (V)	V _{EE} (V)	V _{SS} (V)	V _{DD} (V)	-55	-40	85	125	MIN	TYP	МАХ	UNITS
SIGNAL INPUTS (V _{IS}) AND OUTPUTS (V _{OS})												
Quiescent Device	-	-	-	5	5	5	150	150	-	0.04	5	μА
Current, I _{DD} Max	-	-	-	10	10	10	300	300	-	0.04	10	μA
	-	-	-	15	20	20	600	600	-	0.04	20	μА
	-	-	-	20	100	100	3000	3000	-	0.08	100	μА
Drain to Source ON	-	0	0	5	800	850	1200	1300	-	470	1050	Ω
Resistance r_{ON} Max $0 \le V_{IS} \le V_{DD}$	-	0	0	10	310	330	520	550	-	180	400	Ω
10 55	-	0	0	15	200	210	300	320	-	125	240	Ω
Change in ON	-	0	0	5	-	-	-	-	-	15	-	Ω
Resistance (Between Any Two Channels),	-	0	0	10	-	-	-	-	-	10	-	Ω
Δr_{ON}	-	0	0	15	-	-	-	-	-	5	-	Ω
OFF Channel Leakage Current: Any Channel OFF (Max) or ALL Channels OFF (Common OUT/IN) (Max)	-	0	0	18	±100 (Note 2)	±1000	(Note 2)	-	±0.01	±100 (Note 2)	μА
Capacitance:	-	-5	5-	5								
Input, C _{IS}					-	-	-	-	-	5	-	pF
Output, C _{OS} CD4051					-	-	-	-	-	30	-	pF
CD4052					-	-	-	-	-	18	-	pF
CD4053					-	-	-	-	-	9	-	pF
Feedthrough					-	-	-	-	-	0.2	-	pF
Propagation Delay Time	V_{DD}	R _L = 200		5	-	-	-	-	-	30	60	ns
(Signal Input to Output	工	$C_L = 50p$ $t_r, t_f = 20$		10	-	-	-	-	-	15	30	ns
				15	-	-	-	-	-	10	20	ns

CD4051B, CD4052B, CD4053B

Electrical Specifications Common Conditions Here: If Whole Table is For the Full Temp. Range, V_{SUPPLY} = ±5V, A_V = +1, $R_L = 100\Omega$, Unless Otherwise Specified (Continued) (Note 3)

		CONDIT	IONS			LIMITS	AT INDIC	ATED T	EMPERA	TURES (,C)	
										25		
PARAMETER	V _{IS} (V)	V _{EE} (V)	V _{SS} (V)	V _{DD} (V)	-55	-40	85	125	MIN	TYP	MAX	UNITS
CONTROL (ADDRESS	OR INHIBIT),	v _c										
Input Low Voltage, V _{IL} ,	$V_{IL} = V_{DD}$	V _{EE} = V _S		5	1.5	1.5	1.5	1.5	-	-	1.5	٧
Max	through 1kΩ;	R _L = 1kΩ I _{IS} < 2μΑ	e to V _{SS} , on All	10	3	3	3	3	-	-	3	V
	$V_{IH} = V_{DD}$	OFF Cha		15	4	4	4	4	-	-	4	V
Input High Voltage, V _{IH} ,	through 1kΩ			5	3.5	3.5	3.5	3.5	3.5	-	-	V
Min				10	7	7	7	7	7	-	-	V
				15	11	11	11	11	11	-	-	V
Input Current, I _{IN} (Max)	V _{IN} = 0, 18	•		18	±0.1	±0.1	±1	±1	-	±10 ⁻⁵	±0.1	μΑ
Propagation Delay Time:												
Address-to-Signal	t _r , t _f = 20ns, C _L = 50pF,	0	0	5	-	-	-	-	-	450	720	ns
OUT (Channels ON or OFF) See Figures 10,	$R_L = 10k\Omega$	0	0	10	-	-	-	-	-	160	320	ns
11, 14		О	0	15	ı	-	-	-	•	120	240	ns
		-5	0	5	-	-	-	-	-	225	450	ns
Propagation Delay Time:												
Inhibit-to-Signal OUT (Channel Turning ON)	t _r , t _f = 20ns, C _L = 50pF,	0	0	5	-	-	-	-	-	400	720	ns
See Figure 11	$R_L = 1k\Omega$	0	0	10	-	-	-	-	-	160	320	ns
		0	0	15	-	-	-	-	-	120	240	ns
		-10	0	5	-	-	-	-	-	200	400	ns
Propagation Delay Time:												
Inhibit-to-Signal OUT (Channel Turning	$t_r, t_f = 20 \text{ns}, \\ C_L = 50 \text{pF}, $	0	0	5	-	-	-	-	-	200	450	ns
OFF) See Figure 15	$R_L = 10k\Omega$	0	0	10	-	-	-	-	-	90	210	ns
		0	0	15	-	-	-	-	-	70	160	ns
		-10	0	5	-	-	-	-	-	130	300	ns
Input Capacitance, C _{IN} (Any Address or Inhibit Input)					-	-	-	-	-	5	7.5	pF

NOTE:

Electrical Specifications

				LIMITS			
PARAMETER	V _{IS} (V)	V _{DD} (V)	R_L (k Ω)			TYP	UNITS
Cutoff (-3dB) Frequency Chan-	5 (Note 3)	10	1	V _{OS} at Common OUT/IN	CD4053	30	MHz
nel ON (Sine Wave Input)	V _{EE} = V _{SS} ,				CD4052	25	MHz
	201.6	$\log \frac{V_{OS}}{V_{IS}} = -3$	ldB		CD4051	20	MHz
		' ⁹ V _{IS} o	.45	V _{OS} at Any Channel		60	MHz

^{2.} Determined by minimum feasible leakage measurement for automatic testing.

Electrical Specifications

			TE	ST CONDITIONS	ST CONDITIONS				
PARAMETER	V _{IS} (V)	V _{DD} (V)	R _L (kΩ)				TYP	UNITS	
Total Harmonic Distortion, THD	2 (Note 3)	5	10				0.3	%	
	3 (Note 3)	10					0.2	%	
	5 (Note 3)	15					0.12	%	
	V _{EE} = V _{SS} ,	f _{IS} = 1kHz S	Sine Wave					%	
-40dB Feedthrough Frequency	5 (Note 3)	10	1	V _{OS} at Common OUT	7/IN	CD4053	8	MHz	
(All Channels OFF)	V _{EE} = V _{SS} ,					CD4052	10	MHz	
	20 L	$og \frac{V_{OS}}{V_{LS}} = -$	40dB			CD4051	12	MHz	
		V IS		V _{OS} at Any Channel			8	MHz	
-40dB Signal Crosstalk	5 (Note 3)	10	1	Between Any 2 Chanr	nels		3	MHz	
Frequency	V _{EE} = V _{SS} ,			Between Sections,	Measured or	n Common	6	MHz	
	20 L	$og \frac{V_{OS}}{V_{IS}} = -$	40dB	CD4052 Only	Measured or nel	n Any Chan-	10	MHz	
				Between Any Two	In Pin 2, Out	Pin 14	2.5	MHz	
				Sections, CD4053 Only	In Pin 15, Ou	ıt Pin 14	6	MHz	
Address-or-Inhibit-to-Signal Crosstalk	-	10	10 (Note 4)				65	mV _{PEAK}	
	V _{EE} = 0, V _{SS} = V _{DD} - V _{SS}						65	mV _{PEAK}	

NOTES:

3. Peak-to-Peak voltage symmetrical about $\frac{V_{DD} - V_{EE}}{2}$

4. Both ends of channel.

Typical Performance Curves




FIGURE 1. CHANNEL ON RESISTANCE vs INPUT SIGNAL VOLTAGE (ALL TYPES)




FIGURE 2. CHANNEL ON RESISTANCE vs INPUT SIGNAL VOLTAGE (ALL TYPES)

Typical Performance Curves (Continued)




FIGURE 3. CHANNEL ON RESISTANCE vs INPUT SIGNAL VOLTAGE (ALL TYPES)




FIGURE 5. ON CHARACTERISTICS FOR 1 OF 8 CHANNELS (CD4051B)




FIGURE 7. DYNAMIC POWER DISSIPATION vs SWITCHING FREQUENCY (CD4052B)




FIGURE 4. CHANNEL ON RESISTANCE vs INPUT SIGNAL VOLTAGE (ALL TYPES)




FIGURE 6. DYNAMIC POWER DISSIPATION vs SWITCHING FREQUENCY (CD4051B)





FIGURE 8. DYNAMIC POWER DISSIPATION vs SWITCHING FREQUENCY (CD4053B)

Test Circuits and Waveforms



NOTE: The ADDRESS (digital-control inputs) and INHIBIT logic levels are: "0" = V_{SS} and "1" = V_{DD} . The analog signal (through the TG) may swing from V_{EE} to V_{DD} .

FIGURE 9. TYPICAL BIAS VOLTAGES




FIGURE 10. WAVEFORMS, CHANNEL BEING TURNED ON $(R_L=1k\Omega)$




FIGURE 11. WAVEFORMS, CHANNEL BEING TURNED OFF $(R_L = 1 k \Omega) \label{eq:reconstruction}$




FIGURE 12. OFF CHANNEL LEAKAGE CURRENT - ANY CHANNEL OFF

Test Circuits and Waveforms (Continued)




FIGURE 13. OFF CHANNEL LEAKAGE CURRENT - ALL CHANNELS OFF




FIGURE 14. PROPAGATION DELAY - ADDRESS INPUT TO SIGNAL OUTPUT




FIGURE 15. PROPAGATION DELAY - INHIBIT INPUT TO SIGNAL OUTPUT




FIGURE 16. INPUT VOLTAGE TEST CIRCUITS (NOISE IMMUNITY)

Test Circuits and Waveforms (Continued)




FIGURE 17. QUIESCENT DEVICE CURRENT





FIGURE 18. CHANNEL ON RESISTANCE MEASUREMENT CIRCUIT






FIGURE 19. INPUT CURRENT




FIGURE 20. FEEDTHROUGH (ALL TYPES)




FIGURE 21. CROSSTALK BETWEEN ANY TWO CHANNELS (ALL TYPES)






FIGURE 22. CROSSTALK BETWEEN DUALS OR TRIPLETS (CD4052B, CD4053B)

Test Circuits and Waveforms (Continued)




FIGURE 23. TYPICAL TIME-DIVISION APPLICATION OF THE CD4052B

Special Considerations

In applications where separate power sources are used to drive V_{DD} and the signal inputs, the V_{DD} current capability should exceed V_{DD}/R_L (R_L = effective external load). This provision avoids permanent current flow or clamp action on the V_{DD} supply when power is applied or removed from the CD4051B, CD4052B or CD4053B.





FIGURE 24. 24-TO-1 MUX ADDRESSING

Dual-In-Line Plastic Packages (PDIP)



NOTES:


- Controlling Dimensions: INCH. In case of conflict between English and Metric dimensions, the inch dimensions control.
- 2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
- 3. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication No. 95.
- Dimensions A, A1 and L are measured with the package seated in JE-DEC seating plane gauge GS-3.
- D, D1, and E1 dimensions do not include mold flash or protrusions.
 Mold flash or protrusions shall not exceed 0.010 inch (0.25mm).
- E and PA are measured with the leads constrained to be perpendicular to datum -C-.
- 7. e_B and e_C are measured at the lead tips with the leads unconstrained. e_C must be zero or greater.
- 8. B1 maximum dimensions do not include dambar protrusions. Dambar protrusions shall not exceed 0.010 inch (0.25mm).
- 9. N is the maximum number of terminal positions.
- Corner leads (1, N, N/2 and N/2 + 1) for E8.3, E16.3, E18.3, E28.3,
 E42.6 will have a B1 dimension of 0.030 0.045 inch (0.76 1.14mm).

E16.3 (JEDEC MS-001-BB ISSUE D)
16 LEAD DUAL-IN-LINE PLASTIC PACKAGE

	INC	HES	MILLIMETERS		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α	-	0.210	-	5.33	4
A1	0.015	-	0.39	-	4
A2	0.115	0.195	2.93	4.95	-
В	0.014	0.022	0.356	0.558	-
B1	0.045	0.070	1.15	1.77	8, 10
С	0.008	0.014	0.204	0.355	-
D	0.735	0.775	18.66	19.68	5
D1	0.005	-	0.13	-	5
Е	0.300	0.325	7.62	8.25	6
E1	0.240	0.280	6.10	7.11	5
е	0.100	BSC	2.54	BSC	-
eA	0.300	BSC	7.62 BSC		6
eB	-	0.430	-	10.92	7
L	0.115	0.150	2.93	3.81	4
N	1	6	1	6	9

Rev. 0 12/93

Ceramic Dual-In-Line Frit Seal Packages (CERDIP)



NOTES:


- Index area: A notch or a pin one identification mark shall be located adjacent to pin one and shall be located within the shaded area shown. The manufacturer's identification shall not be used as a pin one identification mark.
- The maximum limits of lead dimensions b and c or M shall be measured at the centroid of the finished lead surfaces, when solder dip or tin plate lead finish is applied.
- 3. Dimensions b1 and c1 apply to lead base metal only. Dimension M applies to lead plating and finish thickness.
- Corner leads (1, N, N/2, and N/2+1) may be configured with a partial lead paddle. For this configuration dimension b3 replaces dimension b2.
- This dimension allows for off-center lid, meniscus, and glass overrun.
- 6. Dimension Q shall be measured from the seating plane to the base plane.
- 7. Measure dimension S1 at all four corners.
- 8. N is the maximum number of terminal positions.
- 9. Dimensioning and tolerancing per ANSI Y14.5M 1982.
- 10. Controlling dimension: INCH.

F16.3 MIL-STD-1835 GDIP1-T16 (D-2, CONFIGURATION A) 16 LEAD CERAMIC DUAL-IN-LINE FRIT SEAL PACKAGE

	INC	HES	MILLIM	IETERS	
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α	-	0.200	-	5.08	-
b	0.014	0.026	0.36	0.66	2
b1	0.014	0.023	0.36	0.58	3
b2	0.045	0.065	1.14	1.65	-
b3	0.023	0.045	0.58	1.14	4
С	0.008	0.018	0.20	0.46	2
c1	0.008	0.015	0.20	0.38	3
D	-	0.840	-	21.34	5
E	0.220	0.310	5.59	7.87	5
е	0.100	BSC	2.54	-	
eA	0.300	BSC	7.62	-	
eA/2	0.150	BSC	3.81 BSC		-
L	0.125	0.200	3.18	5.08	-
Q	0.015	0.060	0.38	1.52	6
S1	0.005	-	0.13	-	7
α	90°	105 ⁰	90°	105 ⁰	-
aaa	-	0.015	-	0.38	-
bbb	-	0.030	-	0.76	-
ccc	-	0.010	-	0.25	-
М	-	0.0015	-	0.038	2, 3
N	1	6	1	6	8

Rev. 0 4/94

Small Outline Plastic Packages (SOIC)



NOTES:

- Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication Number 95.
- 2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
- Dimension "D" does not include mold flash, protrusions or gate burrs.
 Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side.
- 4. Dimension "E" does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25mm (0.010 inch) per side.
- 5. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
- 6. "L" is the length of terminal for soldering to a substrate.
- 7. "N" is the number of terminal positions.
- 8. Terminal numbers are shown for reference only.
- The lead width "B", as measured 0.36mm (0.014 inch) or greater above the seating plane, shall not exceed a maximum value of 0.61mm (0.024 inch).
- Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.

M16.15 (JEDEC MS-012-AC ISSUE C)
16 LEAD NARROW BODY SMALL OUTLINE PLASTIC
PACKAGE

	INC	INCHES		IETERS	
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α	0.0532	0.0688	1.35	1.75	-
A1	0.0040	0.0098	0.10	0.25	-
В	0.013	0.020	0.33	0.51	9
С	0.0075	0.0098	0.19	0.25	-
D	0.3859	0.3937	9.80	10.00	3
E	0.1497	0.1574	3.80	4.00	4
е	0.050	BSC	1.27	BSC	-
Н	0.2284	0.2440	5.80	6.20	-
h	0.0099	0.0196	0.25	0.50	5
L	0.016	0.050	0.40	1.27	6
N	1	6	1	6	7
α	0°	8 ^o	0°	8º	-

Rev. 0 12/93

All Harris Semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Harris Semiconductor products are sold by description only. Harris Semiconductor reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Harris is believed to be accurate and reliable. However, no responsibility is assumed by Harris or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Harris or its subsidiaries.

For information regarding Harris Semiconductor and its products, call 1-800-4-HARRIS or see web site http://www.semi.harris.com

Sales Office Headquarters

NORTH AMERICA

Harris Semiconductor P. O. Box 883, Mail Stop 53-210 Melbourne, FL 32902

TEL: 1-800-442-7747 (407) 729-4984 FAX: (407) 729-5321

EUROPE

Harris Semiconductor Mercure Center 100, Rue de la Fusee 1130 Brussels, Belgium TEL: (32) 2.724.2111 FAX: (32) 2.724.22.05

ASIA

Harris Semiconductor PTE Ltd. No. 1 Tannery Road Cencon 1, #09-01 Singapore 1334 TEL: (65) 748-4200 FAX: (65) 748-0400