

It works with the DM7300 Series Digital Power Manager (DPM) which provides for synchronizing all system Power-On-Load regulators, for an elegant, flexible, low noise power system solution.

All key parameters, sequencing, tracking, fault protection, and compensation parameters of the DP7015G are programmable via Bel Power Solutions I²C based GUI. All settings can be changed by a user at any time during product development and service. Once programmed, the DPM remembers all settings and configures the DP7015G through a self-clocking single wire communication bus.

FLASH memory in the DPM allows changes to be made without the need to solder or rewire the regulator.



Key Features & Benefits

- Input voltage range: 8 14 V
- Output voltage range: 0.7 5.5 V at 0 15 A
- Programmable dynamic output voltage positioning for better load transient response
- Choice of 500 KHz switching for highest efficiency or 1 MHz for lowest ripple noise
- Flexible Fault Response features
- Multiple turn-on/off slew rates and delays
- Digital Filter Compensation
- Synchronous operation with other supplies
- Real time performance monitoring
- Small footprint SMT package: 32 x 16 x 7.5 mm
- GUI based configuration for short development time
- Approved to the latest edition and amendment of ITE Safety standards, UL/CSA 60950-1 and IEC 60950-1







1. ABSOLUTE MAXIMUM RATINGS

Stresses in excess of the absolute maximum ratings may cause performance degradation, adversely affect long term reliability, and cause permanent damage to the converter.

PARAMETER	CONDITIONS / DESCRIPTION	MIN	MAX	UNITS
Inductor or Printed Circuit Board (PCB) Temperature	Input Voltage applied	-40	125	°C
Input Voltage	250 ms Transient		15	VDC
Output Current	(See Output Current De-rating Curves)	-12	15	ADC

2. ELECTRICAL SPECIFICATIONS

Specifications apply at the input voltage from 3 to 14 V, output load from 0 to 15 A, ambient temperature from -40°C to 85°C, 3x 330 μ F, 20 m Ω solid electrolytic and 22 uF X7R output capacitance, and default performance parameters settings unless otherwise noted.

2.1 INPUT SPECIFICATIONS

PARAMETER	CONDITIONS / DESCRIPTION	MIN	NOM	MAX	UNITS
Input voltage (V _{IN})		8		14	VDC
Input Current (at no load)	$V_{IN} = 14.0 \text{ V}, V_{OUT} = 3.3 \text{ V}$		50		mADC
Lindonialtaga Lagkaut	Ramping Up	5		7.5	VDC
Undervoltage Lockout	Ramping Down	5			VDC
VLDO Input Current	Current drawn from V _{IN}		50		mADC

2.2 OUTPUT SPECIFICATIONS

PARAMETER	CONDITIONS / DESCRIPTION	MIN	NOM	MAX	UNITS
Output Voltage Range (V _{OUT})		0.7		5.5	VDC
Output Voltage Setpoint Resolution			2.5 m\	/ (1 LSB)	
Output Voltage Setpoint Accuracy	2 nd Vo Loop Enabled		±(0.6%	+ 5 mV)	
Output Current (I _{OUT})	V _{IN MIN} to V _{IN MAX}	-12 ¹		15	ADC
Line Regulation	V _{IN MIN} to V _{IN MAX}		±0.3		%V _{OUT}
Load Regulation	0 to I _{OUT MAX}		±0.3		$%V_{\text{OUT}}$
Dynamic Regulation Peak Deviation	Slew rate 5 A/ μ s, 50 -75% load step $F_{SW} = 500$ kHz to 10% of peak deviation		50		mV
Settling Time	See Output Load Transient Section		60		μS
	$V_{IN} = 8.0 \text{ V}, V_{OUT} = 0.7 \text{ V}$		10		
Output Voltage Peak-to-Peak Ripple	$V_{IN} = 8.0 \text{ V}, V_{OUT} = 2.5 \text{ V}$		20		
and Noise Scope BW = 20 MHz	$V_{IN} = 8.0 \text{ V}, V_{OUT} = 5.5 \text{ V}$		40		mV
Full Load	$V_{IN} = 14 \text{ V}, V_{OUT} = 0.7 \text{ V}$ $V_{IN} = 14 \text{ V}, V_{OUT} = 2.5 \text{ V}$		18 35		
	$V_{IN} = 14 \text{ V}, V_{OUT} = 2.5 \text{ V}$ $V_{IN} = 14 \text{ V}, V_{OUT} = 5.5 \text{ V}$		50		
Temperature Coefficient	$V_{IN} = 14 \text{ V}, V_{OUT} = 3.3 \text{ V}$ $V_{IN} = 12 \text{ V}, I_{OUT} = 0.5 \times I_{OUT \text{ MAX}}$		20		ppm/°C
	Default		500		
Switching Frequency	Programmable to	500		1000	kHz
Duty Cycle Limit	Default		90.5		%
Duty Cycle Limit	Programmable, 1.56% steps	3.125		100	%

¹ At negative (sink) output current (bus terminator mode) the efficiency of the DP7015G degrades resulting in increased internal power dissipation. Therefore, max. allowable negative current under specific conditions is 20% lower than the current determined from the de-rating curves.



2.3 PROTECTION SPECIFICATIONS

PARAMETER	CONDITIONS/DESCRIPTION	MIN	NOM	MAX	UNITS
Output Overcurrent Protection	Output Overcurrent Protection				
Type	Default	Non-Latc	Non-Latching, 130ms period		
Туре	Programmable	Latchii			
Threshold	Default		132		% _{IOUT}
Tilleshold	Programmable in 11 steps	36		132	%юшт
Threshold Accuracy		-20		+20	%locp.set
Output Overvoltage Protection					
Туре	Default	Non-Lato	hing, 130ms	period	
1,550	Programmable	Latchir	ng/Non-Lato	hing	
Threshold	Default		130		$%V_{\text{O.SET}}$
THEOLOG	Programmable in 10% steps	110		130	$%V_{O.SET}$
Threshold Accuracy	Measured at Vo.set=2.5V	-2		2	%Vovp.set
Delay	From instant when threshold is exceeded until the turn-off command is generated		6		μs
Turn Off Behavior ²	Default	Emergency Off			
Turn on Benavior	Programmable to	Critical Off / Emergency Off			
Output Undervoltage Protection					
Туре	Default	Non-Lato	hing, 130ms	period	
Турс	Programmable	Latching/Non-Latching			
Threshold	Default		75		$%V_{O.SET}$
THESHOLD	Programmable in 5% steps	75		90	%Vo.set
Threshold Accuracy	Measured at Vo.set=2.5V	-2		2	%V _{UVP.SET}
Delay	From instant when threshold is exceeded until the turn-off command is generated		6		μs
Turn Off Behavior ³	Default	Se	quenced Of	f	
, and on Zonavio.	Programmable to	Sequer	nced / Critica	al Off	
Overtemperature Protection					
Туре	Default	Non-Lato	hing, 130ms	period	
.,,,,	Programmable	Latchi	ng/Non-Lato	hing	
Turn Off Threshold	Temperature is increasing		120		°C
Turn On Threshold	Temperature is decreasing after the module was shut down by OTP ³		110		°C
Threshold Accuracy		-5		5	°C
Delay	From instant when threshold is exceeded until the turn-off command is generated		6		μs
Turn Off Behavior ²	Default	Se	quenced Of	f	
Turn Oil Bellaviol	Programmable to	Sequer	nced / Critica	al Off	

² Sequenced Off: The turn-off follows the turn-off delay and slew-rate settings; Critical Off: At turn-off both low and high switches are immediately disabled; Catastrophic Off: At turn-off the high side switch is disabled and the low side switch is enabled.
³ OTP clears when Overtemp Warning (Status Register TW bit) turns off.



Asia-Pacific +86 755 298 85888 **Europe, Middle East** +353 61 49 8941

North America +1 866 513 2839

Tracking Protection (when Enabled)				
Type	Default	Disabled		
Туре	Programmable	Latching/Non-Latching	, 130ms	
Threshold	Enabled during output voltage ramping up		±250	mVDC
Threshold Accuracy		-50	50	mVDC
Delay	From instant when threshold is exceeded until the turn-off command is generated	6		μs
Overtemperature Warning				
Threshold	Always enabled, reported in Status register (TW bit) ⁴	120		°C
Threshold Accuracy	From Nominal Set Point	-5	+5	°C
Hysteresis		1.7		°C
Power Good Signal (PG pin)				
Laria	$\ensuremath{V_{\text{OUT}}}$ is inside the PG window	High		
Logic	V_{OUT} is outside the PG window	Low		
Lower Threshold	Default	90		%V _{O.SET}
Lower Infeshold	Programmable in 5% steps	90	95	%V _{O.SET}
Llanau Thuashald	Default	110		$%V_{\text{O.SET}}$
Upper Threshold	Programmable in 5% steps	105	110	$%V_{\text{O.SET}}$
Threshold Accuracy	Measured at V _{O.SET} =2.5V	-2	2	%V _{O.SET}
DC On Dalay 5	Default	0		
PG On Delay ⁵	Programmable at	0, 10, 50, 150		ms
PG Off Delay	Default	PG disabled when Vol threshold PG disabled at turn-off of		
	Programmable same as PG On Delay	(Reset function)		

 $^{^{\}rm 4}$ Temp Warning error same sign and proportional with OTP error. $^{\rm 5}$ From instant when threshold is exceeded until status of PG signal changes high



2.4 FEATURE SPECIFICATIONS

PARAMETER	CONDITIONS / DESCRIPTION	MIN	NOM	MAX	UNITS
Current Share					
Туре		Active, S	Single Line		
Maximum Number of Modules Connected in Parallel	l _{OUT} ≥ 0				
Current Share Accuracy	IOUT ≥ 20% IOUT NOM			±20	%Іоит
Interleave					
Interleave (Phase Shift)	Default		0		Degree
interieave (r nase onit)	Programmable in 22.5° steps	0		337.5	Degree
Sequencing ⁶					
Turn ON Delay	Default		0		ms
Tum ON Delay	Programmable in 1ms steps	0		255	ms
Turn OFF Delay	Default		0		ms
Turn OFF Delay	Programmable in 1ms steps	0		63	ms
Tracking					
Turn ON Slew Rate	Default		0.05		V/ms
Turri ON Siew hate	Programmable in 8 steps	0.05		5.0^{7}	V/ms
Turn OFF Slew Rate	Default		-0.05		V/ms
Turr OFF Siew hate	Programmable in 8 steps	-0.05		-5.0 ⁷	V/ms
Optimal Voltage Positioning					
Load Regulation	Default		0		mV/A
Load negulation	Programmable in 7 steps	0		2.45	mV/A
Feedback Loop Compensation					
Proportional (Kr)	Programmable	0.01		2	
Integral (Ti)	Programmable	1		100	μs
Differential (Td)	Programmable	1		100	μs
Differential Roll-Off (Tv)	Programmable	1		100	μs
Monitoring					
Voltage Monitoring Accuracy	12 Bit Resolution over 0.55.5V	-0.5		0.5	%
Current Monitoring Accuracy	20% lout nom < lout < lout nom	-20		+20	%Іоит
Temperature Monitoring Accuracy	Junction temperature of dPOL controller	-5		+5	°C
Remote Voltage Sense (+VS and -VS pin	s) ⁸				
Voltage Drop Compensation	Between +VS and VOUT			300	mV

For remote sense, it is recommended to place a 0.01-0.1μF ceramic capacitor between +VS and -VS pins as close to the dPOL converter as possible.



Asia-Pacific +86 755 298 85888 **Europe, Middle East** +353 61 49 8941

North America +1 866 513 2839

⁶ Timing based on SD clock and subject to tolerances of SD.

Achieving fast slew rates under specific line and load conditions may require feedback loop adjustment. See Rising and Falling Slew Rates

2.5 SIGNAL SPECIFICATIONS

VDD Internal supply voltage 3.15 3.3 3.45 V Logic In Max Pull Up Logic max safe input VDD+.5 V SYNC/DATA Line (SD pin) Vill., 3d LOW lovel input voltage -0.5 0.3 x VDD V Vill., 3d HIGH level input voltage 0.75 x VDD VDD+ 0.5 V Vill., 3d Hysteresis of input Schmitt trigger 0.25 x VDD 0.45 x VDD V Vill., 3d Hysteresis of input Schmitt trigger 0.25 x VDD 0.45 x VDD V Vol. LOW level sink current @ 0.5V 14 60 mAx Tr., 3d Maximum allowed rise time 10.90% VDD - 30 0.45 x VDD V Vol. LOW level and olde capacitance 5 10 mF Ipu. gF Ipu.	PARAMETER	CONDITIONS/DESCRIPTION	MIN	NOM	MAX	UNITS
SYNC/DATA Line (SD pin) Vil_sd LOW level input voltage -0.5 0.3 x VDD V Vil_sd HIGH level input voltage 0.75 x VDD VDD + 0.5 V Vil_sd Hysteresis of input Schmitt trigger 0.25 x VDD 0.45 x VDD V Vbyst_sd Hysteresis of input Schmitt trigger 0.25 x VDD 0.45 x VDD V Vol_ LOW level sink current € 0.5V 14 60 mA Tr_sd Maximum allowed rise time 10/90%VDD 300 ns Cnode_sd Added node capacitance 5 10 pF Ipu_sd Pull-up current source at Vsd=0V 0.3 1.0 mA Freq_sd Clock frequency of external SD line 475 525 kHz Tsynq Sync pulse duration 22 28 % of clock cycle Tsynq Sync pulse duration 72 78 % of clock cycle Tsynq Sync pulse duration 72 78 % of clock cycle Tbyst_x Data=0 pulse duration 72 78 % of clock cycle <td></td> <td></td> <td>3.15</td> <td>3.3</td> <td>3.45</td> <td>V</td>			3.15	3.3	3.45	V
Vil_sd LOW level input voltage -0.5 0.3 x VDD V ViH_sd HIGH level input voltage 0.75 x VDD VDD + 0.5 V Vhyst_sd Hysteresis of input Schmitt trigger 0.25 x VDD 0.45 x VDD V VoL LOW level sink current @ 0.50V 14 60 mA Tr_sd Maximum allowed rise time 10/90VVDD 300 ns Cnode_sd Added node capacitance 5 10 pF Ipu_sd Pull-up current source at Vsd=0V 0.3 1.0 mA Freq_sd Clock frequency of external SD line 475 525 kHz Tsynq Sync pulse duration 22 28 % of clock cycle of	Logic In Max	Pull Up Logic max safe input			VDD+.5	V
VH, sd HIGH level input voltage 0.75 x VDD VDD + 0.5 V Vhyst_sd Hysteresis of input Schmitt trigger 0.25 x VDD 0.45 x VDD V Vol. LOW level sink current @ 0.5V 14 60 mA Tr_sd Maximum allowed rise time 10/90%VDD 300 ns Cnode_sd Added node capacitance 5 10 pF Ipu_sd Pull-up current source at Vsd=0V 0.3 1.0 mA Freq_sd Clock frequency of external SD line 475 525 kHz Tsynq Sync pulse duration 22 28 % of clock cycle Tsynq Sync pulse duration 72 78 % of clock cycle Tsynq Sync pulse duration 72 78 % of clock cycle Tsynq Sync pulse duration 72 78 % of clock cycle Tsynq Data=0 pulse duration 72 78 % of clock cycle Tsynq Sync pulse duration 72 78 % of clock cycle Tsynq Sync	SYNC/DATA Line (SD pin)					
Vhyst_sd Hysteresis of input Schmitt trigger 0.25 x VDD 0.45 x VDD V Vol. LOW level sink current @ 0.5V 14 60 mA Tr_sd Maximum allowed rise time 10/90%VDD 300 ns Cnode_sd Added node capacitance 5 10 pF Ipu_sd Pull-up current source at Vsd=0V 0.3 1.0 mA Freq_sd Clock frequency of external SD line 475 525 kHz Tsynq Sync pulse duration 22 28 % of clock cycle To Data=0 pulse duration 72 78 % of clock cycle To Data=0 pulse duration 72 78 % of clock cycle To Data=0 pulse duration 72 78 % of clock cycle To Data=0 pulse duration 72 78 % of clock cycle Ty To Data=0 pulse duration 72 78 % of clock cycle Will_x LOW level input voltage -0.5 0.3 x VDD V Will_x <	ViL_sd	LOW level input voltage	-0.5		0.3 x VDD	٧
Vol. LOW level sink current @ 0.5V 14 60 mA Tr_sd Maximum allowed rise time 10/90%VDD 300 ns Cnode_sd Added node capacitance 5 10 pF Ipu_sd Pull-up current source at Vsd=0V 0.3 1.0 mA Freq_sd Clock frequency of external SD line 475 525 kHz Tsynq Sync pulse duration 22 28 % of clock cycle cycle cycle T0 Data=0 pulse duration 72 78 % of clock cycle cycle cycle cycle Inputs: ADDR0ADDR4, EN, IM Will LOW level input voltage -0.5 0.3 x VDD V VIH_X LOW level input voltage -0.5 0.3 x VDD V Vhyst_x Hysteresis of input Schmitt trigger 0.1 x VDD 0.3 x VDD V RdnL_ADDR External pull down resistance ADDRX 10 kOhm Power Good and OK Inputs/Outputs Iup_PG Pull-up current source input forced low PG 25 110 µA VL_X LOW level input vo	ViH_sd	HIGH level input voltage	0.75 x VDD		VDD + 0.5	V
Tr_sd Maximum allowed rise time 10/90%VDD 300 ns Cnode_sd Added node capacitance 5 10 pF Ipu_sd Pull-up current source at Vsd=0V 0.3 1.0 mA Freq_sd Clock frequency of external SD line 475 525 kHz Tsynq Sync pulse duration 22 28 % of clock cycle vycle vycle vycle vycle vycle T0 Data=0 pulse duration 72 78 % of clock cycle vycle	Vhyst_sd	Hysteresis of input Schmitt trigger	0.25 x VDD		0.45 x VDD	V
Cnode_sd Added node capacitance 5 10 pF Ipu_sd Pull-up current source at Vsd=0V 0.3 1.0 mA Freq_sd Clock frequency of external SD line 475 525 kHz Tsynq Sync pulse duration 22 28 % of clock cycle T0 Data=0 pulse duration 72 78 % of clock cycle rock LOW level input voltage -0.5 0.3 x VDD V VIL_X LOW level input voltage 0.7 x VDD VDD+0.5 V Vhyst_X Hysteresis of input Schmitt trigger 0.1 x VDD 0.3 x VDD V RdnL_ADDR External pull down resistance ADDRX forced low 10 kOhm kOhm Power Good and OK Inputs/Outputs Iup_PG Pull-up current source input forced low of Cred l	VoL	LOW level sink current @ 0.5V	14		60	mA
Pull-up current source at Vsd=0V	Tr_sd	Maximum allowed rise time 10/90%VDD			300	ns
Freq_sd Clock frequency of external SD line 475 525 kHz Tsynq Sync pulse duration 22 28 % of clock cycle T0 Data=0 pulse duration 72 78 % of clock cycle Inputs: ADDROADDR4, EN, IM ViL_x LOW level input voltage -0.5 0.3 x VDD V ViH_x HIGH level input voltage 0.7 x VDD VDD+0.5 V Vhyst_x Hysteresis of input Schmitt trigger 0.1 x VDD 0.3 x VDD V RdnL_ADDR External pull down resistance ADDRX forced low 10 kOhm kOhm Power Good and OK Inputs/Outputs lup_PG Pull-up current source input forced low PG 25 110 μA lup_OK Pull-up current source input forced low OK 175 725 μA ViL_x LOW level input voltage -0.5 0.3 x VDD V ViH_X HIGH level input voltage 0.7 x VDD VDD+0.5 V Vhyst_x Hysteresis of input Schmitt trigger 0.1 x VDD 0.3 x VD	Cnode_sd	Added node capacitance		5	10	pF
Tsynq Sync pulse duration 22 28 % of clock cycle cycle cycle T0 Data=0 pulse duration 72 78 % of clock cycle cycle Inputs: ADDROADDR4, EN, IM VIL_X LOW level input voltage -0.5 0.3 x VDD V VIH_X HIGH level input voltage 0.7 x VDD VDD+0.5 V Vhyst_X Hysteresis of input Schmitt trigger 0.1 x VDD 0.3 x VDD V RdnL_ADDR External pull down resistance ADDRX forced low 10 kOhm kOhm Power Good and OK Inputs/Outputs Iup_PG Pull-up current source input forced low PG 25 110 μA Iup_OK Pull-up current source input forced low OK 175 725 μA ViL_X LOW level input voltage -0.5 0.3 x VDD V ViH_X HIGH level input voltage 0.7 x VDD VD+0.5 V Vhyst_X Hysteresis of input Schmitt trigger 0.1 x VDD 0.3 x VDD V Iup_CS Pull-up current source at VCS = 0V 0.84	lpu_sd	Pull-up current source at Vsd=0V	0.3		1.0	mA
To Data=0 pulse duration 72 78 cycle cycle reputs ADDROADDR4, EN, IM ViL_x LOW level input voltage -0.5 0.3 x VDD V ViH_x HIGH level input voltage 0.7 x VDD VDD+0.5 V Vhyst_x Hysteresis of input Schmitt trigger 0.1 x VDD 0.3 x VDD V Power Good and OK Inputs/Outputs lup_PG PG PUll-up current source input forced low PG VIL_x LOW level input voltage 0.7 x VDD VDD+0.5 V ViH_x HIGH level input voltage 0.1 x VDD 0.3 x VDD V POWER Good and OK Inputs/Outputs lup_PG PG PUll-up current source input forced low PG VIL_x LOW level input voltage 0.7 x VDD VDD+0.5 V ViH_x LOW level input voltage 0.7 x VDD VDD+0.5 V ViH_x HIGH level input voltage 0.7 x VDD VDD+0.5 V Vhyst_x Hysteresis of input Schmitt trigger 0.1 x VDD 0.3 x VDD V LOW level sink current at 0.5V 4 20 mA Current Share Bus (CS pin) lup_CS Pull-up current source at VCS = 0V 0.84 3.1 mA ViL_CS LOW level input voltage 0.75 x VDD VDD+0.5 V ViH_CS HIGH level input voltage 0.75 x VDD VDD+0.5 V ViH_CS HIGH level input voltage 0.75 x VDD VDD+0.5 V ViH_CS HIGH level input voltage 0.75 x VDD VDD+0.5 V ViH_CS HIGH level input voltage 0.75 x VDD VDD+0.5 V ViH_CS HIGH level input voltage 0.75 x VDD VDD+0.5 V ViH_CS HIGH level input voltage 0.75 x VDD VDD+0.5 V ViH_CS HIGH level input voltage 0.75 x VDD VDD+0.5 V ViH_CS HIGH level input voltage 0.75 x VDD VDD+0.5 V ViH_CS HIGH level input voltage 0.25 x VDD 0.45 x VDD V ViH_CS High level input schmitt trigger 0.25 x VDD 0.45 x VDD V ViH_CS High level input schmitt trigger 0.25 x VDD 0.45 x VDD V ViH_CS High level input schmitt trigger 0.25 x VDD 0.45 x VDD V ViH_CS High level input schmitt trigger 0.25 x VDD 0.45 x VDD V	Freq_sd	Clock frequency of external SD line	475		525	
Inputs: ADDROADDRA, EN, IM Vil_x LOW level input voltage -0.5 0.3 x VDD V Vil_x HIGH level input voltage 0.7 x VDD VDD+0.5 V Vhyst_x Hysteresis of input Schmitt trigger 0.1 x VDD 0.3 x VDD V RdnL_ADDR External pull down resistance ADDRX forced low 10 kOhm Power Good and OK Inputs/Outputs lup_PG Pull-up current source input forced low PG 25 110 μA lup_OK DVIL_x LOW level input voltage -0.5 0.3 x VDD V Vil_x LOW level input voltage 0.7 x VDD VDD+0.5 V Vhyst_x Hysteresis of input Schmitt trigger 0.1 x VDD 0.3 x VDD V Vhyst_x Hysteresis of input Schmitt trigger 0.1 x VDD 0.3 x VDD V Vhyst_x Hysteresis of input Schmitt trigger 0.1 x VDD 0.3 x VDD V Vul_CS Pull-up current source at VCS = 0V 0.84 3.1 mA Vil_CS LOW level input voltage -0.5 0.3 x VDD	Tsynq	Sync pulse duration	22		28	
ViL_x LOW level input voltage -0.5 0.3 x VDD V ViH_x HIGH level input voltage 0.7 x VDD VDD+0.5 V Vhyst_x Hysteresis of input Schmitt trigger 0.1 x VDD 0.3 x VDD V RdnL_ADDR External pull down resistance ADDRX forced low 10 kOhm kOhm Power Good and OK Inputs/Outputs lup_PG Pull-up current source input forced low PG 25 110 μA lup_OK Pull-up current source input forced low OK 175 725 μA ViL_x LOW level input voltage -0.5 0.3 x VDD V ViH_x HIGH level input voltage 0.7 x VDD VDD+0.5 V Vhyst_x Hysteresis of input Schmitt trigger 0.1 x VDD 0.3 x VDD V loL LOW level sink current at 0.5V 4 20 mA Current Share Bus (CS pin) lup_CS Pull-up current source at VCS = 0V 0.84 3.1 mA ViL_CS LOW level input voltage -0.5 0.3 x VDD	Т0	Data=0 pulse duration	72		78	
ViH_x HIGH level input voltage 0.7 x VDD VDD+0.5 V Vhyst_x Hysteresis of input Schmitt trigger 0.1 x VDD 0.3 x VDD V RdnL_ADDR External pull down resistance ADDRX forced low forced low 10 kOhm Power Good and OK Inputs/Outputs Pull-up current source input forced low PG 25 110 μA lup_PG Pull-up current source input forced low OK 175 725 μA ViL_x LOW level input voltage -0.5 0.3 x VDD V ViH_x HIGH level input voltage 0.7 x VDD VDD+0.5 V Vhyst_x Hysteresis of input Schmitt trigger 0.1 x VDD 0.3 x VDD V loL LOW level sink current at 0.5V 4 20 mA Current Share Bus (CS pin) lup_CS Pull-up current source at VCS = 0V 0.84 3.1 mA ViL_CS LOW level input voltage -0.5 0.3 x VDD V ViH_CS HIGH level input voltage 0.05 0.3 x VDD V Vhyst_	Inputs: ADDR0ADDR4, EN, IM					
Vhyst_x Hysteresis of input Schmitt trigger 0.1 x VDD 0.3 x VDD V RdnL_ADDR External pull down resistance ADDRX forced low 10 kOhm Power Good and OK Inputs/Outputs lup_PG Pull-up current source input forced low PG PG Pull-up current source input forced low OK 25 110 μA lup_OK Pull-up current source input forced low OK 175 725 μA ViL_x LOW level input voltage -0.5 0.3 x VDD V ViH_x HIGH level input voltage 0.7 x VDD VDD+0.5 V Vhyst_x Hysteresis of input Schmitt trigger 0.1 x VDD 0.3 x VDD V Iup_CS Pull-up current source at VCS = 0V 4 20 mA Current Share Bus (CS pin) lup_CS Pull-up current source at VCS = 0V 0.84 3.1 mA ViL_CS LOW level input voltage -0.5 0.3 x VDD V ViH_CS HIGH level input voltage 0.75 x VDD VDD+0.5 V Vhyst_CS Hysteresis of input Schmitt trigger	ViL_x	LOW level input voltage	-0.5		0.3 x VDD	V
RdnL_ADDR External pull down resistance ADDRX forced low 10 kOhm Power Good and OK Inputs/Outputs lup_PG Pull-up current source input forced low PG PG 25 110 μA lup_OK Pull-up current source input forced low OK 175 725 μA ViL_x LOW level input voltage -0.5 0.3 x VDD V ViH_x HIGH level input voltage 0.7 x VDD VDD+0.5 V Vhyst_x Hysteresis of input Schmitt trigger 0.1 x VDD 0.3 x VDD V loL LOW level sink current at 0.5V 4 20 mA Current Share Bus (CS pin) lup_CS Pull-up current source at VCS = 0V 0.84 3.1 mA Vil_CS LOW level input voltage -0.5 0.3 x VDD V ViH_CS HIGH level input voltage -0.5 0.3 x VDD V Vhyst_CS Hysteresis of input Schmitt trigger 0.25 x VDD 0.45 x VDD V LOW level sink current at 0.5V 14 60 mA	ViH_x	HIGH level input voltage	0.7 x VDD		VDD+0.5	V
Ront_ADDR Forced low Roll-up Corrent Source input forced low PG PG PG PUII-up current source input forced low OK 25 110 μΑ lup_OK PuII-up current source input forced low OK 175 725 μΑ ViL_x LOW level input voltage -0.5 0.3 x VDD V ViH_x HIGH level input voltage 0.7 x VDD VDD+0.5 V Vhyst_x Hysteresis of input Schmitt trigger 0.1 x VDD 0.3 x VDD V loL LOW level sink current at 0.5V 4 20 mA Current Share Bus (CS pin) lup_CS PuII-up current source at VCS = 0V 0.84 3.1 mA ViL_CS LOW level input voltage -0.5 0.3 x VDD V ViH_CS HIGH level input voltage -0.5 0.3 x VDD V Vhyst_CS Hysteresis of input Schmitt trigger 0.25 x VDD 0.45 x VDD V loL LOW level sink current at 0.5V 14 60 mA	Vhyst_x	, ,	0.1 x VDD		0.3 x VDD	V
lup_PGPull-up current source input forced low PG25110μAlup_OKPull-up current source input forced low OK175725μAViL_xLOW level input voltage-0.5 $0.3 \times VDD$ VViH_xHIGH level input voltage $0.7 \times VDD$ VDD+0.5VVhyst_xHysteresis of input Schmitt trigger $0.1 \times VDD$ $0.3 \times VDD$ VIoLLOW level sink current at $0.5V$ 420mACurrent Share Bus (CS pin)lup_CSPull-up current source at VCS = $0V$ 0.84 3.1 mAViL_CSLOW level input voltage -0.5 $0.3 \times VDD$ VViH_CSHIGH level input voltage $0.75 \times VDD$ VDD+0.5VVhyst_CSHysteresis of input Schmitt trigger $0.25 \times VDD$ $0.45 \times VDD$ VloLLOW level sink current at $0.5V$ 1460mA	RdnL_ADDR				10	kOhm
IUp_PG PG 25 110 μA Iup_OK Pull-up current source input forced low OK 175 725 μA ViL_x LOW level input voltage -0.5 0.3 x VDD V ViH_x HIGH level input voltage 0.7 x VDD VDD+0.5 V Vhyst_x Hysteresis of input Schmitt trigger 0.1 x VDD 0.3 x VDD V IoL LOW level sink current at 0.5V 4 20 mA Current Share Bus (CS pin) Iup_CS Pull-up current source at VCS = 0V 0.84 3.1 mA ViL_CS LOW level input voltage -0.5 0.3 x VDD V ViH_CS HIGH level input voltage 0.75 x VDD VDD+0.5 V Vhyst_CS Hysteresis of input Schmitt trigger 0.25 x VDD 0.45 x VDD V IoL LOW level sink current at 0.5V 14 60 mA	Power Good and OK Inputs/Outputs					
Iup_OKPull-up current source input forced low OK175725μAVil_xLOW level input voltage-0.5 $0.3 \times VDD$ VViH_xHIGH level input voltage $0.7 \times VDD$ VDD+0.5VVhyst_xHysteresis of input Schmitt trigger $0.1 \times VDD$ $0.3 \times VDD$ VIoLLOW level sink current at $0.5V$ 420mACurrent Share Bus (CS pin)Iup_CSPull-up current source at VCS = $0V$ 0.84 3.1 mAVil_CSLOW level input voltage -0.5 $0.3 \times VDD$ VViH_CSHIGH level input voltage $0.75 \times VDD$ VDD+0.5VVhyst_CSHysteresis of input Schmitt trigger $0.25 \times VDD$ $0.45 \times VDD$ VIoLLOW level sink current at $0.5V$ 1460mA	lup_PG		25		110	μΑ
ViH_x HIGH level input voltage 0.7 x VDD VDD+0.5 V Vhyst_x Hysteresis of input Schmitt trigger 0.1 x VDD 0.3 x VDD V IoL LOW level sink current at 0.5V 4 20 mA Current Share Bus (CS pin) Iup_CS Pull-up current source at VCS = 0V 0.84 3.1 mA ViL_CS LOW level input voltage -0.5 0.3 x VDD V ViH_CS HIGH level input voltage 0.75 x VDD VDD+0.5 V Vhyst_CS Hysteresis of input Schmitt trigger 0.25 x VDD 0.45 x VDD V IoL LOW level sink current at 0.5V 14 60 mA	lup_OK	· · · · · · · · · · · · · · · · · · ·	175		725	μА
Vhyst_x Hysteresis of input Schmitt trigger 0.1 x VDD 0.3 x VDD V IoL LOW level sink current at 0.5V 4 20 mA Current Share Bus (CS pin) Iup_CS Pull-up current source at VCS = 0V 0.84 3.1 mA ViL_CS LOW level input voltage -0.5 0.3 x VDD V ViH_CS HIGH level input voltage 0.75 x VDD VDD+0.5 V Vhyst_CS Hysteresis of input Schmitt trigger 0.25 x VDD 0.45 x VDD V IoL LOW level sink current at 0.5V 14 60 mA	ViL_x	LOW level input voltage	-0.5		0.3 x VDD	٧
IoL LOW level sink current at 0.5V 4 20 mA Current Share Bus (CS pin) lup_CS Pull-up current source at VCS = 0V 0.84 3.1 mA ViL_CS LOW level input voltage -0.5 0.3 x VDD V ViH_CS HIGH level input voltage 0.75 x VDD VDD+0.5 V Vhyst_CS Hysteresis of input Schmitt trigger 0.25 x VDD 0.45 x VDD V loL LOW level sink current at 0.5V 14 60 mA	ViH_x	HIGH level input voltage	0.7 x VDD		VDD+0.5	٧
Current Share Bus (CS pin) lup_CS Pull-up current source at VCS = 0V 0.84 3.1 mA ViL_CS LOW level input voltage -0.5 0.3 x VDD V ViH_CS HIGH level input voltage 0.75 x VDD VDD+0.5 V Vhyst_CS Hysteresis of input Schmitt trigger 0.25 x VDD 0.45 x VDD V loL LOW level sink current at 0.5V 14 60 mA	Vhyst_x	Hysteresis of input Schmitt trigger	0.1 x VDD		0.3 x VDD	V
lup_CS Pull-up current source at VCS = 0V 0.84 3.1 mA ViL_CS LOW level input voltage -0.5 0.3 x VDD V ViH_CS HIGH level input voltage 0.75 x VDD VDD+0.5 V Vhyst_CS Hysteresis of input Schmitt trigger 0.25 x VDD 0.45 x VDD V loL LOW level sink current at 0.5V 14 60 mA	loL	LOW level sink current at 0.5V	4		20	mA
ViL_CS LOW level input voltage -0.5 0.3 x VDD V ViH_CS HIGH level input voltage 0.75 x VDD VDD+0.5 V Vhyst_CS Hysteresis of input Schmitt trigger 0.25 x VDD 0.45 x VDD V loL LOW level sink current at 0.5V 14 60 mA	Current Share Bus (CS pin)					
ViH_CS HIGH level input voltage 0.75 x VDD VDD+0.5 V Vhyst_CS Hysteresis of input Schmitt trigger 0.25 x VDD 0.45 x VDD V loL LOW level sink current at 0.5V 14 60 mA	lup_CS	Pull-up current source at VCS = 0V	0.84		3.1	mA
Vhyst_CS Hysteresis of input Schmitt trigger 0.25 x VDD 0.45 x VDD V loL LOW level sink current at 0.5V 14 60 mA	ViL_CS	LOW level input voltage	-0.5		0.3 x VDD	V
loL LOW level sink current at 0.5V 14 60 mA	ViH_CS	HIGH level input voltage	0.75 x VDD		VDD+0.5	V
	Vhyst_CS	Hysteresis of input Schmitt trigger	0.25 x VDD		0.45 x VDD	V
Tr_CS Maximum allowed rise time 10/90% VDD 100 ns	loL	LOW level sink current at 0.5V	14		60	mA
	Tr_CS	Maximum allowed rise time 10/90% VDD			100	ns



3. PIN ASSIGNMENTS AND DESCRIPTIONS

PIN NAME	PIN NUMBER	PIN TYPE	BUFFER TYPE	PIN DESCRIPTION	NOTES
NC	1			Not Used	Not Connected
IM	2			Not Used	Leave floating
NC	3			Not Used	Leave floating
NC	4			Not Used	Leave floating
NC	5			Not Used	Leave floating
NC	6			Not Used	Leave floating
NC	7			Not Used	Leave floating
NC	8			Not Used	Leave floating
VREF	9		Α	Not Used	Nominally 2.5V. Leave floating
EN	10			Connect to PGND	Connect to PGND
OK	11	I/O	PU	Fault/Status Condition	Connect to OK pin of the DPM and any other dPOLs of the same group.
SD	12	I/O	PU	Sync/Data Line	Connect to SD pin of DPM
PG	13	I/O	PU	Power Good	Pin state reflected in Status Register.
TRIM	14			Not Used	Leave floating
CS	15	I/O	PU	Current Share	Connect to CS pin of other dPOLs connected in parallel. Leave floating if not used.
ADDR4	16	1	PU	dPOL Address Bit 4	Tie to PGND for 0 or leave floating for 1
ADDR3	17	1	PU	dPOL Address Bit 3	Tie to PGND for 0 or leave floating for 1
ADDR2	18	1	PU	dPOL Address Bit 2	Tie to PGND for 0 or leave floating for 1
ADDR1	19	1	PU	dPOL Address Bit 1	Tie to PGND for 0 or leave floating for 1
ADDR0	20	1	PU	dPOL Address Bit 0	Tie to PGND for 0 or leave floating for 1
-VS	21	1	PU	Negative Voltage Sense	Connect to the negative point close to the load PGND
+VS	22	I	PU	Positive Voltage Sense	Connect to the positive point close to the load VOUT
VOUT	23	Р		Output Voltage	
PGND	24	Р		Power Ground	
VIN	25	Р		Input Voltage	



4. TYPICAL PERFORMANCE CHARACTERISTICS

4.1 EFFICIENCY CURVES






Figure 1. Efficiency vs. Load. Vin=8V, Fsw=500kHz









Figure 3. Efficiency vs. Output Voltage, lout=15A, Fsw=500kHz

Figure 4. Efficiency vs. Load. Vin=8V, Fsw=1MHz






Figure 5. Efficiency vs. Load. Vin=12V, Fsw=1MHz

Figure 6. Efficiency vs. Output Voltage, Iout=15A, Fsw=1MHz

4.2 DISSIPATION CURVES




Figure 7. Dissipation vs Load, Vin=12V, Fsw=500KHz




Figure 8. Dissipation vs Load, Vin=12V, Fsw=1MHz

4.3 THERMAL DERATING CURVES




Figure 9. Thermal Derating Curves. Vin=12V, Vout=5.0V, Fsw=500kHz




Figure 10. Thermal Derating Curves. Vin=13.2V, Vout=5.0V, Fsw=1MHz

5. PROGRAMMABLE FEATURES

Performance parameters of DP7015G dPOL converters are programmed by the system DPM over a self-clocking single wire bus as need. Each parameter is stored in FLASH memory in the DPM and loaded into volatile memory registers in the dPOL control chip detailed in Table 1. Setup registers 00h through 14h are programmed at the system power-up. When the input voltage is removed, the dPOL controller's default values are restored.

NameRegisterAddressPC1Protection Configuration 10x00PC2Protection Configuration 20x01PC3Protection Configuration 30x02TCTracking Configuration0x03INTInterleave and Frequency Configuration0x04DONTurn-On Delay0x05DOFTurn-Off Delay0x06VLCVoltage Loop Configuration0x07CLSCurrent Limit Set-point0x08DCLDuty Cycle Limit0x09PC4Protection Configuration 40x0AV1HOutput Voltage Setpoint 1 (Low Byte)0x0BV1LOutput Voltage Setpoint 1 (High Byte)0x0CV2HOutput Voltage Setpoint 2 (Low Byte)0x0DV2LOutput Voltage Setpoint 3 (Low Byte)0x0EV3HOutput Voltage Setpoint 3 (Low Byte)0x0FV3LOutput Voltage Setpoint 3 (High Byte)0x10CPController Proportional Coefficient0x11CIController Integral Coefficient0x12CDController Derivative Coefficient0x13B1Controller Derivative Roll-Off Coefficient0x14	CONFIGURATION REGISTERS								
PC2 Protection Configuration 2 0x01 PC3 Protection Configuration 3 0x02 TC Tracking Configuration 0x03 INT Interleave and Frequency Configuration 0x04 DON Turn-On Delay 0x05 DOF Turn-Off Delay 0x06 VLC Voltage Loop Configuration 0x07 CLS Current Limit Set-point 0x08 DCL Duty Cycle Limit 0x09 PC4 Protection Configuration 4 0x0A V1H Output Voltage Setpoint 1 (Low Byte) 0x0B V1L Output Voltage Setpoint 1 (High Byte) 0x0C V2H Output Voltage Setpoint 2 (Low Byte) 0x0D V2L Output Voltage Setpoint 3 (Low Byte) 0x0E V3H Output Voltage Setpoint 3 (Low Byte) 0x0F V3L Output Voltage Setpoint 3 (High Byte) 0x10 CP Controller Proportional Coefficient 0x11 CI Controller Integral Coefficient 0x13 B1 Controller Derivative Roll-Off Coefficient 0x14	Name	Register	Address						
PC3 Protection Configuration 3 0x02 TC Tracking Configuration 0x03 INT Interleave and Frequency Configuration 0x04 DON Turn-On Delay 0x05 DOF Turn-Off Delay 0x06 VLC Voltage Loop Configuration 0x07 CLS Current Limit Set-point 0x08 DCL Duty Cycle Limit 0x09 PC4 Protection Configuration 4 0x0A V1H Output Voltage Setpoint 1 (Low Byte) 0x0B V1L Output Voltage Setpoint 1 (High Byte) 0x0C V2H Output Voltage Setpoint 2 (Low Byte) 0x0D V2L Output Voltage Setpoint 3 (Low Byte) 0x0E V3H Output Voltage Setpoint 3 (Low Byte) 0x0F V3L Output Voltage Setpoint 3 (High Byte) 0x10 CP Controller Proportional Coefficient 0x11 CI Controller Integral Coefficient 0x13 B1 Controller Derivative Roll-Off Coefficient 0x14	PC1	Protection Configuration 1	0x00						
TC Tracking Configuration 0x03 INT Interleave and Frequency Configuration 0x04 DON Turn-On Delay 0x05 DOF Turn-Off Delay 0x06 VLC Voltage Loop Configuration 0x07 CLS Current Limit Set-point 0x08 DCL Duty Cycle Limit 0x09 PC4 Protection Configuration 4 0x0A V1H Output Voltage Setpoint 1 (Low Byte) 0x0B V1L Output Voltage Setpoint 1 (High Byte) 0x0C V2H Output Voltage Setpoint 2 (Low Byte) 0x0D V2L Output Voltage Setpoint 2 (High Byte) 0x0E V3H Output Voltage Setpoint 3 (Low Byte) 0x0F V3L Output Voltage Setpoint 3 (High Byte) 0x10 CP Controller Proportional Coefficient 0x11 CI Controller Integral Coefficient 0x13 B1 Controller Derivative Roll-Off Coefficient 0x14	PC2		0x01						
INT Interleave and Frequency Configuration	PC3	Protection Configuration 3	0x02						
DON Turn-On Delay 0x05 DOF Turn-Off Delay 0x06 VLC Voltage Loop Configuration 0x07 CLS Current Limit Set-point 0x08 DCL Duty Cycle Limit 0x09 PC4 Protection Configuration 4 0x0A V1H Output Voltage Setpoint 1 (Low Byte) 0x0B V1L Output Voltage Setpoint 1 (High Byte) 0x0C V2H Output Voltage Setpoint 2 (Low Byte) 0x0D V2L Output Voltage Setpoint 2 (High Byte) 0x0E V3H Output Voltage Setpoint 3 (Low Byte) 0x0E V3H Output Voltage Setpoint 3 (High Byte) 0x0F V3L Output Voltage Setpoint 3 (High Byte) 0x10 CP Controller Proportional Coefficient 0x11 CI Controller Integral Coefficient 0x12 CD Controller Derivative Coefficient 0x13 B1 Controller Derivative Roll-Off Coefficient 0x14	. •		0x03						
DOF Turn-Off Delay 0x06 VLC Voltage Loop Configuration 0x07 CLS Current Limit Set-point 0x08 DCL Duty Cycle Limit 0x09 PC4 Protection Configuration 4 0x0A V1H Output Voltage Setpoint 1 (Low Byte) 0x0B V1L Output Voltage Setpoint 1 (High Byte) 0x0C V2H Output Voltage Setpoint 2 (Low Byte) 0x0D V2L Output Voltage Setpoint 2 (High Byte) 0x0E V3H Output Voltage Setpoint 3 (Low Byte) 0x0E V3H Output Voltage Setpoint 3 (High Byte) 0x0F V3L Output Voltage Setpoint 3 (High Byte) 0x10 CP Controller Proportional Coefficient 0x11 CI Controller Integral Coefficient 0x12 CD Controller Derivative Coefficient 0x13 B1 Controller Derivative Roll-Off Coefficient 0x14		Interleave and Frequency Configuration	0x04						
VLC Voltage Loop Configuration 0x07 CLS Current Limit Set-point 0x08 DCL Duty Cycle Limit 0x09 PC4 Protection Configuration 4 0x0A V1H Output Voltage Setpoint 1 (Low Byte) 0x0B V1L Output Voltage Setpoint 1 (High Byte) 0x0C V2H Output Voltage Setpoint 2 (Low Byte) 0x0D V2L Output Voltage Setpoint 2 (High Byte) 0x0E V3H Output Voltage Setpoint 3 (Low Byte) 0x0E V3H Output Voltage Setpoint 3 (High Byte) 0x0F V3L Output Voltage Setpoint 3 (High Byte) 0x10 CP Controller Proportional Coefficient 0x11 CI Controller Integral Coefficient 0x12 CD Controller Derivative Coefficient 0x13 B1 Controller Derivative Roll-Off Coefficient 0x14		,	0x05						
CLS Current Limit Set-point 0x08 DCL Duty Cycle Limit 0x09 PC4 Protection Configuration 4 0x0A V1H Output Voltage Setpoint 1 (Low Byte) 0x0B V1L Output Voltage Setpoint 1 (High Byte) 0x0C V2H Output Voltage Setpoint 2 (Low Byte) 0x0D V2L Output Voltage Setpoint 2 (High Byte) 0x0E V3H Output Voltage Setpoint 3 (Low Byte) 0x0F V3L Output Voltage Setpoint 3 (Low Byte) 0x0F V3L Output Voltage Setpoint 3 (High Byte) 0x10 CP Controller Proportional Coefficient 0x11 CI Controller Integral Coefficient 0x12 CD Controller Derivative Coefficient 0x13 B1 Controller Derivative Roll-Off Coefficient 0x14		,	0x06						
DCL Duty Cycle Limit 0x09 PC4 Protection Configuration 4 0x0A V1H Output Voltage Setpoint 1 (Low Byte) 0x0B V1L Output Voltage Setpoint 1 (High Byte) 0x0C V2H Output Voltage Setpoint 2 (Low Byte) 0x0D V2L Output Voltage Setpoint 2 (High Byte) 0x0E V3H Output Voltage Setpoint 3 (Low Byte) 0x0F V3L Output Voltage Setpoint 3 (Low Byte) 0x0F V3L Output Voltage Setpoint 3 (High Byte) 0x10 CP Controller Proportional Coefficient 0x11 CI Controller Integral Coefficient 0x12 CD Controller Derivative Coefficient 0x13 B1 Controller Derivative Roll-Off Coefficient 0x14									
PC4 Protection Configuration 4 0x0A V1H Output Voltage Setpoint 1 (Low Byte) 0x0B V1L Output Voltage Setpoint 1 (High Byte) 0x0C V2H Output Voltage Setpoint 2 (Low Byte) 0x0D V2L Output Voltage Setpoint 2 (High Byte) 0x0E V3H Output Voltage Setpoint 3 (Low Byte) 0x0F V3L Output Voltage Setpoint 3 (High Byte) 0x10 CP Controller Proportional Coefficient 0x11 CI Controller Integral Coefficient 0x12 CD Controller Derivative Coefficient 0x13 B1 Controller Derivative Roll-Off Coefficient 0x14									
V1H Output Voltage Setpoint 1 (Low Byte) 0x0B V1L Output Voltage Setpoint 1 (High Byte) 0x0C V2H Output Voltage Setpoint 2 (Low Byte) 0x0D V2L Output Voltage Setpoint 2 (High Byte) 0x0E V3H Output Voltage Setpoint 3 (Low Byte) 0x0F V3L Output Voltage Setpoint 3 (High Byte) 0x10 CP Controller Proportional Coefficient 0x11 CI Controller Integral Coefficient 0x12 CD Controller Derivative Coefficient 0x13 B1 Controller Derivative Roll-Off Coefficient 0x14		, ,							
V1L Output Voltage Setpoint 1 (High Byte) 0x0C V2H Output Voltage Setpoint 2 (Low Byte) 0x0D V2L Output Voltage Setpoint 2 (High Byte) 0x0E V3H Output Voltage Setpoint 3 (Low Byte) 0x0F V3L Output Voltage Setpoint 3 (High Byte) 0x10 CP Controller Proportional Coefficient 0x11 CI Controller Integral Coefficient 0x12 CD Controller Derivative Coefficient 0x13 B1 Controller Derivative Roll-Off Coefficient 0x14									
V2H Output Voltage Setpoint 2 (Low Byte) 0x0D V2L Output Voltage Setpoint 2 (High Byte) 0x0E V3H Output Voltage Setpoint 3 (Low Byte) 0x0F V3L Output Voltage Setpoint 3 (High Byte) 0x10 CP Controller Proportional Coefficient 0x11 CI Controller Integral Coefficient 0x12 CD Controller Derivative Coefficient 0x13 B1 Controller Derivative Roll-Off Coefficient 0x14									
V2L Output Voltage Setpoint 2 (High Byte) 0x0E V3H Output Voltage Setpoint 3 (Low Byte) 0x0F V3L Output Voltage Setpoint 3 (High Byte) 0x10 CP Controller Proportional Coefficient 0x11 CI Controller Integral Coefficient 0x12 CD Controller Derivative Coefficient 0x13 B1 Controller Derivative Roll-Off Coefficient 0x14									
V3H Output Voltage Setpoint 3 (Low Byte) 0x0F V3L Output Voltage Setpoint 3 (High Byte) 0x10 CP Controller Proportional Coefficient 0x11 CI Controller Integral Coefficient 0x12 CD Controller Derivative Coefficient 0x13 B1 Controller Derivative Roll-Off Coefficient 0x14		' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' '							
V3L Output Voltage Setpoint 3 (High Byte) 0x10 CP Controller Proportional Coefficient 0x11 CI Controller Integral Coefficient 0x12 CD Controller Derivative Coefficient 0x13 B1 Controller Derivative Roll-Off Coefficient 0x14		, , , , , , , , , , , , , , , , , , , ,							
CP Controller Proportional Coefficient 0x11 CI Controller Integral Coefficient 0x12 CD Controller Derivative Coefficient 0x13 B1 Controller Derivative Roll-Off Coefficient 0x14									
CI Controller Integral Coefficient 0x12 CD Controller Derivative Coefficient 0x13 B1 Controller Derivative Roll-Off Coefficient 0x14									
CD Controller Derivative Coefficient 0x13 B1 Controller Derivative Roll-Off Coefficient 0x14		·							
B1 Controller Derivative Roll-Off Coefficient 0x14		, , , , , , , , , , , , , , , , , , , ,							
Controller Denvium on Comment		Contraction Domination							
STATUS REGISTERS	B1	Controller Derivative Roll-Off Coefficient	0x14						
	STATUS REG	GISTERS							
Name Register Address	Name	Register	Address						
RUN Run enable / status 0x15	RUN	Run enable / status	0x15						
ST Status 0x16	ST	Status	0x16						
MONITORING REGISTERS									
Name Register Address	Name	Register	Address						
VOH Output Voltage High Byte (Monitoring) 0x17	VOH	Output Voltage High Byte (Monitoring)	0x17						
VOL Output Voltage Low Byte (Monitoring) 0x27	VOL	Output Voltage Low Byte (Monitoring)	0x27						
IO Output Current (Monitoring) 0x18	Ю	Output Current (Monitoring)	0x18						
TMP Temperature (Monitoring) 0x19	TMP	Temperature (Monitoring)	0x19						

Table 1. DP7015 Memory Registers

DP7015 converters can be programmed using the Graphical User Interface or directly via the I2C bus by using high and low level commands as described in the "DM7300 Programming Manual".

DP7015 parameters can be reprogrammed at any time during the system operation and service except for the digital filter coefficients, the switching frequency and the duty cycle limit, that can only be changed when the dPOL is turned off.

5.1 OUTPUT VOLTAGE

The output voltage can be programmed in the GUI Output Configuration window shown in the Figure 11 or directly via the I2C bus by writing into the VOS register shown in Figure 12.






Figure 11. Output Configuration Window

Note that the GUI shows the effect of setting PG, OV and UV limits as both values and graphical limit bars. Vertical hashed lines are error bars for the Overcurrent (OC) limit.

5.1.1 **OUTPUT VOLTAGE SETPOINT**

The output voltage programming range is from 0.7 V to 5.5 V. The resolution is constant across the range and is 2.5 mV. A Total of 3 registers are provided: one should be used for the normal setpoint voltage; the other two can be used to define a low/high margining voltage setpoint. Note that each register is 16bit wide and that the high byte needs always to be written / read first. The writing of the low byte triggers the refresh of the whole 16bit register (the high byte is written to a shadow register).

Unlike other configuration registers, the dPOL controller's VOS registers are dynamic. Changes to VOS values can be made while the output is enabled over the I2C bus through register bypass commands and the dPOL will change its output immediately.

VOS: Output Voltage Set-Point Address: 0x0B ... 0x10

	Coefficient	Addr	Bits	Default
V1H	First Vo Setpoint High Byte	0x0B	8	
V1L	First Vo Setpoint Low Byte	0x0C	8	
V2H	Second Vo Setpoint High Byte	0x0D	8	
V2L	Second Vo Setpoint Low Byte	0x0E	8	
V3H	Third Vo Setpoint High Byte	0x0F	8	
V3L	Third Vo Setpoint Low Byte	0x10	8	
Mapping:	Note:			

Mapping:

- 12 bit data word, left aligned

- 1LSB = 2.5mV

- all registers are readable and writeable

- always write and read the high byte first

Figure 12. Output Voltage Setpoint Register VOS



5.1.2 OUTPUT VOLTAGE MARGINING

If the output voltage needs to be varied by a certain percentage, the margining function can be utilized. The margining can be programmed in the dPOL Output Configuration window or directly via the I2C bus using high level commands as described in the "DPM Programming Manual".

In order to properly margin dPOLs that are connected in parallel, the dPOLs must be members of one of the Parallel Buses. Refer to the DPM Configure Devices window shown in Figure 51.

5.1.3 OUTPUT LOAD REGULATION CONTROL

Load Regulation provides for dynamic output voltage change proportional to load current. This feature helps to improve step load response by changing the VI characteristic slope at the point of regulation. This can be programmed in the GUI Output Configuration window shown in Figure 11. In the DP7015 Regulation can be set to one of eight values: 0, 0.49, 0.99, 1.48, 1.98, 2.47, 2.97, or 3.46 mV/A.




Figure 13. Concept of Optimal Voltage Positioning

Figure 14 shows a DP7007 dPOL with 0 mv/A (load current) regulation setting. Alternating high and low output load currents causes large transients in Vout to appear with each change.




Figure 14. Transient Response without Optimal Voltage Positioning

Figure 15. Transient Response with Optimal Voltage Positioning

As the Load Regulation parameter is increased, step offsets in output voltage begin to appear, as shown in Figure 15, with non-zero Regulation.

The Load Regulation parameter is an important part of Current Sharing. It is used to set one dPOL as a "master", by assigning a lower mV/A load regulation than all other dPOLs which share the load as "slaves". The dPOL with the lowest Regulation parameter sets the effective overall regulation. (See Current Sharing elsewhere in this document.)



5.2 SEQUENCING AND TRACKING

Turn-on delay, turn-off delay, and rising and falling output voltage slew rates can be programmed in the dPOL Sequencing/Tracking window shown in Figure 16 or directly via the I²C bus by writing into the DON, DOF, and TC registers, respectively. The registers are shown in Figure 17, Figure 19, and Figure 20.



Figure 16. Sequencing/Tracking Window



5.2.1 TURN-ON DELAY

Turn-on delay is defined as an interval from the application of the Turn-On command until the output voltage starts ramping up.




Figure 17. Turn-On Delay Register DON

5.2.2 TURN-OFF DELAY

Turn-off delay is defined as an interval from the application of the Turn-Off command until the output voltage reaches zero (if the falling slew rate is programmed) or until both high side and low side switches are turned off (if the slew rate is not programmed). Therefore, for the slew rate controlled turn-off the ramp-down time is included in the turn-off delay as shown in Figure 18.




Figure 18. Relationship between Turn-Off Delay and Falling Slew Rate

As it can be seen from the figure, the internally calculated delay TD is determined by the equation below.

$$T_D = T_{DF} - \frac{V_{OUT}}{dV_F/dT},$$

For proper operation T_D shall be greater than zero. The appropriate value of the turn-off delay needs to be programmed to satisfy the condition.

If the falling slew rate control is not utilized, the turn-off delay only determines an interval from the application of the Turn-Off command until both high side and low side switches are turned off. In this case, the output voltage ramp-down process is determined by load parameters.

DOF: Tu Address		lay Config					
U	U	R/W-0	R/W-0	R/W-1	R/W-0	R/W-1	R/W-1
		DOF5	DOF4	DOF3	DOF2	DOF1	DOF0



```
Bit 7:6 Unimplemented: read as '0'

DOF[5:0]: Turn-Off delay in ms

0x00 = 0ms

0x01 = 1ms

Bit 5:0 ...

0x0B = 11ms (default)
...

0x3F = 63ms
```

Figure 19. Turn-Off Delay Register DOF

5.3 TURN-ON/OFF CONTROL

Once delays are accounted for, turn-on and turn-off characteristics are simply a function of slew rates, which are selectable.

5.3.1 RISING AND FALLING SLEW RATES

Output voltage tracking is accomplished by programming the rising and falling slew rates of the output voltage, supported in the GUI as shown in Figure 11, which is implemented by the DPM through writing data to the TC register, Figure 20.

To achieve programmed slew rates, the output voltage is being changed in 10mV steps where duration of each step determines the slew rate. For example, ramping up a 1.0V output with a slew rate of 0.5V/ms will require 100 steps duration of $20\mu s$ each.

Duration of each voltage step is calculated by dividing the master clock frequency generated by the DPM. Since all dPOLs in the system are synchronized to the master clock, the matching of voltage slew rates of different outputs is very accurate as it can be seen in Figure 21 and Figure 26.

During the turn on process, a dPOL not only delivers current required by the load (I_{LOAD}), but also charges the load capacitance. The charging current can be determined from the equation below:

$$I_{CHG} = C_{LOAD} \times \frac{dV_R}{dt}$$

Where, C_{LOAD} is load capacitance, dV_R/dt is rising voltage slew rate, and I_{CHG} is charging current.

TC: Trac Address	cking Conf :: 0x03	iguration					
U	R/W-0	R/W-0	R/W-1	R/W-1	R/W-1	R/W-0	R/W-0
	R2	R1	R0	SC	F2	F1	F0
Bit 7							Bit 0
Bit 7	R[2:0] : \(0 = 0.05 \) \(1 = 0.1 \) \(2 = 0.2 \)	V/ms //ms //ms	ew rate ault when		minator m	ode)	
Bit 3	0 = disal 1 = enab	n-off slew bled bled (defau o falling s V/ms V/ms	ılt)	ol			



```
3 = -0.25 V/ms (default when in bus terminator mode)
```

4 = -0.5 V/ms (default)

5 = -1.0 V/ms

6 = -2.0 V/ms7 = -5.0 V/ms

Figure 20. Tracking Configuration Register TC

When selecting the rising slew rate, a user needs to ensure that

$$I_{LOAD} + I_{CHG} < I_{OCP}$$

Where l_{OCP} is the overcurrent protection threshold of the DP7015. If the condition is not met, then the overcurrent protection will be triggered during the turn-on process. To avoid this, dV_{R}/dt and the overcurrent protection threshold should be programmed to meet the condition above.

5.3.2 DELAY AND SLEW RATE COMBINATION

The effect of setting slew rates and turn on/off delays is illustrated in the following sets of figures.




Figure 21. Tracking Turn-On. Rising Slew Rate is programmed at 0.5V/ms for each output.




Figure 23. Sequenced Turn-On. Rising Slew Rate is Programmed at 1V/ms. V2 Delay is 2ms, V3 delay is 4ms.




Figure 22. Turn-On with Different Rising Slew Rates. Rising Slew Rates are V1-1V/ms, V2-0.5V/ms, V3-0.2V/ms.




Figure 24. Two outputs delayed 5ms. All slew rates at 0.5V/ms.

5.3.3 PRE-BIAS

In some applications, power may "leak" from a powered circuit to an unpowered bus, typically through ESD protection diodes. The d-pwer® controller in the dPOL holds off turn on its output until the desired ramp up point crosses the pre-bias point, as seen in Figure 25.




Figure 25. Turn On into Prebiased Load. V3 is Prebiased by V2 via a Diode.

Figure 25 was captured with an actual system where a diode was added to pre-bias a 1.5V bus from a 1.85V bus in order to simulate the effect of current leakage through protection circuits of unpowered logic connected to powered logic outputs (a common source of pre-bias in power systems).

5.4 TURN-OFF CHARACTERISTICS

Turn of captures show that combining turn off delays and ramp rates. Note that while turnoff delays have a lower upper time limit as compared to turn on delays, all ramp down rates are available independently to turn on and off.




Figure 26. Tracking Turn-Off. Falling Slew Rate is programmed at 0.5V/ms.

Figure 27. Turn-Off with Tracking and Sequencing. Falling Slew Rate is programmed at 0.5V/ms.

5.5 FAULTS, ERRORS AND WARNINGS

All dPOL series converters have a comprehensive set of programmable fault and error protection functions that can be classified into three groups based on their effect on system operation: warnings, faults, and errors. These are *warnings*, *errors* and *faults*. Warnings include Thermal (Overtemperature limit near) and Power Good (a warning in a negative sense.)



Faults in DP7xxx & DP8xxx series dPOLs include overcurrent protection, overvoltage, overtemperature and tracking failure detection. Errors include only undervoltage. Control of responses to Faults and Errors are distributed between different dPOL registers and are configurable in the GUI.

Thresholds of overcurrent, over- and undervoltage protections, and Power Good limits can be programmed in the GUI Output Configuration window (Figure 11) or directly via the I²C bus by writing into the PC2 register shown in Figure 28.

PC2: Protection Configuration Register 2 ¹⁾ Address: 0x01								
U	U	R/W-0	R/W-0	R/W-1	R/W-0	R/W-0	R/W-0	
		PGHL	PGLL	OVPL1	OVPL0	UVPL1	UVPL0	
Bit 7							Bit 0	
Bit7:6	Unimple	emented:	read as '0)'				
Bit 5	1 = 105		od High Lo default)	evel				
Bit 4	PGLL: Power Good Low Level 1 = 95% of Vo 0 = 90% of Vo (default)							
Bit 3:2	OVPL: Over Voltage Protection Level 00 = 110% of Vo Bit 3:2 01 = 120% of Vo 10 = 130% of Vo (default) 11 = 130% of Vo							
Bit 1:0	UVPL: Under Voltage Protection Level 00 = 75% of Vo (default) Bit 1:0 01 = 80% of Vo 10 = 85% of Vo 11 = 90% of Vo							
1) This register can only be written when PWM is not active (RUN[RUN] is '0')								

Figure 28. Protection Configuration Register PC2

Note that the overvoltage and undervoltage protection thresholds and Power Good limits are defined as percentages of the output voltage. Therefore, the absolute levels of the thresholds change when the output voltage setpoint is changed either by output voltage adjustment or by margining.

Overcurrent limits are set either in the GUI dPOL Output configuration dialog (Figure 11) or in the dPOL's CLS register as shown in Figure 29.

Note that the CLS register includes bits which control the Regulation option settings. When writing into this register be careful to not change Regulation by accident.

CLS: Current Limit Setting Address: 0x08									
R/W-0	R/W-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-1	R/W-1		
LR2	LR1	LR0	TCE	CL3	CL2	CL1	CL0		
Bit 7							Bit 0		
Bit 7:5	LR[2:0] : Load Regulation setting $0 = 0 \text{ V/A/}\Omega$ (default) $1 = 0.39 \text{ V/A/}\Omega$ $2 = 0.78 \text{ V/A/}\Omega$ $3 = 1.18 \text{ V/A/}\Omega$ $4 = 1.57 \text{ V/A/}\Omega$ $5 = 1.96 \text{ V/A/}\Omega$ $6 = 2.35 \text{ V/A/}\Omega$ $7 = 2.75 \text{ V/A/}\Omega$								
Bit 4	TCE: Temperature Compensation for Current Limitation Enable 0 = disabled 1 = enabled (default)								



```
CLS[3:0]: Current Limit set-point when Vo Stationary or Falling

0x0 = 37%

0x1 = 47%

...

0xB = 140% (default)

values higher than 0xB are translated to 0xB (140%)
```

Figure 29. Current Limit Setpoint Register CLS

5.5.1 WARNINGS

This group includes Overtemperature Warning and Power Good Signal. The warnings do not turn off dPOLs but rather generate signals that can be transmitted to a host controller via the I²C bus.

5.5.1.1 OVERTEMPERATURE WARNING.

The Overtemperature Warning is generated when temperature of the controller exceeds 120°C. The Overtemperature Warning changes the TW bit of the status register ST. When the temperature falls below 117°C, the PT bit is cleared and the Overtemperature Warning is removed.

5.5.1.2 POWER GOOD

Power Good (PG) is an open collector output with a weak constant current pull-up that is pulled low if the output voltage is outside of the Power Good window. The window is formed by the Power Good High threshold that is programmable at 105 or 110% of the output voltage and the Power Good Low threshold that can be programmed at 90 or 95% of the output voltage.

The Power Good protection is only enabled after the output voltage reaches its steady state level. A programmable delay can be set between 0 and 150ms to delay the release of the PG pin after the voltage has reached the steady state level (see Figure 16). This allows using the PG pin to reset load circuits properly. The Power Good protection remains active during margining voltage transitions. The threshold will vary proportionally to the voltage change (see Figure 16).

The Power Good Warning pulls the PG pin low and changes the PG bit of the status register ST to 0. When the output voltage returns within the Power Good window, the PG pin is released high, the PG bit is cleared and the Power Good Warning is removed. The Power Good pin can also be pulled low by an external circuit to initiate the Power Good Warning.

At turn-off the PG pin can be programmed to either be pulled low immediately following the turn-off command, or then when the voltage actually starts to ramp down (Reset vs. Power Good functionality in Figure 16).

NOTE: To retrieve status information, Status Monitoring in the GUI DPM Configure Devices window should be enabled (refer to Digital Power Manager Data Sheet). The DPM will retrieve the status information from each dPOL on a continuous basis.

5.5.2 FAULTS

This group includes overcurrent, overtemperature, undervoltage, and tracking protections. Triggering any protection in this group will turn off the dPOL.

5.5.2.1 OVERCURRENT PROTECTION

Overcurrent protection is active whenever the output voltage of the dPOL exceeds the prebias voltage (if any). When the output current reaches the OC threshold, the POL control chip asserts an OC fault. The dPOL sets the OC bit in the register ST to 0. Both high side and low side switches of the dPOL are turned off instantly (fast turn-off).

Current sensing is across the dPOLs choke. To compensate for copper winding T_{C} , compensation is added to keep the OC threshold approximately constant at temperatures above room temperature. Note that the temperature compensation can be disabled in the dPOL Configure Output window or directly via the $I^2\text{C}$ by writing into the CLS register. However, it is recommended to keep the temperature compensation enabled.

5.5.2.2 UNDERVOLTAGE PROTECTION

The undervoltage protection is only active during steady state operation of the dPOL to prevent nuisance tripping. If the output voltage decreases below the UV threshold and there is no OC fault, the UV fault signal is generated, the dPOL turns off, and the UV bit in the register ST is changed to 0. The output voltage is ramped down according to sequencing and tracking settings (regular turn-off).



5.5.2.3 OVERTEMPERATURE PROTECTION

Overtemperature protection is active whenever the dPOL is powered up. If temperature of the controller exceeds 130°C, the OT fault is generated, dPOL turns off, and the OT bit in the register ST is changed to 0. The output voltage is ramped down according to sequencing and tracking settings (regular turn-off).

If non-latching OTP is programmed, the dPOL will restart as soon as the temperature of the controller decreases below the Overtemperature Warning threshold of 120°C.

5.5.2.4 TRACKING PROTECTION

Tracking protection is active only when the output voltage is ramping up. The purpose of the protection is to ensure that the voltage differential between multiple rails being tracked does not exceed 250mV. This protection eliminates the need for external clamping diodes between different voltage rails which are frequently recommended by ASIC manufacturers. When the tracking protection is enabled, the dPOL continuously compares actual value of the output voltage to its programmed value as defined by the output voltage and its rising slew rate. If absolute value of the difference exceeds 250mV, the tracking fault signal is generated, the dPOL turns off, and the TR bit in the register ST is changed to 0. Both high side and low side switches of the dPOL are turned off instantly (fast turn-off).

The tracking protection can be disabled, if it contradicts requirements of a particular system (for example turning into high capacitive load where rising slew rate is not important). It can be disabled in the dPOL Configuration Fault management window or directly via the I²C bus by writing into the PC1 register.

5.5.3 FAULTS AND MARGINING

As noted earlier, UV and OV protection settings are a percentage of Vout. As Vout ramps between nominal, low or high margin values, UVP and OVP limits adjust accordingly. This is illustrated in Figure 30. The middle plot of Vo (Vout) level is the result of a Low Margining command. Note that Tracking is not re-enabled during changes to Vout from margining commands. It shuts off when PG is asserted.




Figure 30. Protection Enable Conditions

5.5.4 ERRORS

This group includes only overvoltage protection.

5.5.4.1 OVERVOLTAGE PROTECTION

The overvoltage protection is active whenever the output voltage of the dPOL exceeds the pre-bias voltage (if any). If the output voltage exceeds the overvoltage protection threshold, the overvoltage error signal is generated, the dPOL turns off, and the OV bit in the register ST is changed to 0. The high side switch is turned off instantly, and simultaneously the low side switch is turned on to ensure reliable protection of sensitive loads. The low side switch provides low impedance path to quickly dissipate energy stored in the output filter and achieve effective voltage limitation. The OV threshold can be programmed from 110% to 130% of the output voltage setpoint, but not lower than 0.5V. Also the OV threshold will always be at least 0.25V above the setpoint.



5.5.5 FAULT AND ERROR LATCHING

The user has the option of setting up any protection option as either latching/non-latching and propagating or non-propagating. Propagation and Latching for each dPOL is set in the GUI (Figure 31), or directly via the I²C by writing into the PC1 register shown in Figure 32.




Figure 31. Fault Management Window

If the non-latching protection is selected, a dPOL will attempt to restart every 130ms until the condition that triggered the protection is removed. When restarting, the output voltages follow tracking and sequencing settings. If the latching type is selected, a dPOL will turn off and stay off. The dPOL can be turned on after 130ms, if the condition that caused the fault is removed and the respective bit in the ST register was cleared, or the Turn On command was recycled, or the input voltage was recycled.

5.5.6 FAULT AND ERROR TURN OFF CONTROL

In the GUI dPOL Fault dialog is a column of spin controls which set the Turn-Off style OT, UV and OV events. The choices are defined as:

Sequenced: Outputs shut down according to ramp down rate control settings. This is the method used when a dPOL is told to do a normal, controlled shut down.

Critical: Both high side and low side switches of the dPOL are turned off instantly

Emergency: The high side switch is turned off instantly, and simultaneously the low side switch is turned on to ensure reliable protection of sensitive loads

5.5.7 FAULT AND ERROR STATUS

Status of dPOL protection logic is stored in the dPOL's ST register shown in Figure 33. When Status monitoring is enabled for a group, the DPM will read this register and make the information available for uses such as GUI Monitor display.




Figure 32. Protection Status Register ST



5.5.8 FAULTS AND ERRORS PROPAGATION

The feature adds flexibility to the fault management scheme by giving users control over propagation of fault signals within and outside of the system. The propagation means that a fault in one dPOL can be programmed to turn off other dPOLs and devices in the system, even if they are not directly affected by the fault.

5.5.8.1 FAULT PROPAGATION

When propagation is enabled, the faulty dPOL pulls its OK pin low. This signals to the DPM and any other dPOL connected to that signal, that the dPOL has a Fault or Error condition. A low OK line initiates turn-off of other dPOLs connected to the same OK line with the same turn-off behavior as the faulty dPOL. The turn-off type is encoded into the OK line when it transitions from high to low.

5.5.8.2 GROUPING OF DPOLS

d-pwer® dPOLs can be arranged in groups of up to 4, 8, 16 or 32 dPOLs (depending upon the DPM model used). Membership in a group is set in the GUI in the **DPM / Configure / Devices** dialog, and implemented in hardware by connecting the OK pins of each dPOL in the group to the matching OK input on the DPM.

In order for a particular Fault or Error to propagate through the OK line, Propagation needs to be checked in the GUI dPOL Configure / Fault Management Window Figure 34.





Figure 33. DPM Configure Faults Window

Note that the turn-off type of the fault as it propagates through the DPM will remain unchanged. Propagation options for dPOLs can be read or set in the dPOL PC3 register shown in Figure 35.





```
0 = disabled
         1 = enabled
        OCP: Over Current Protection Propagation
Bit 3
        0 = disabled
         1 = enabled
        UVP: Under Voltage Protection Propagation
Bit 2
        0 = disabled
         1 = enabled
        OVP: Over Voltage Protection Propagation
Bit 1
        0 = disabled
         1 = enabled
        PVP: Phase Voltage Protection Propagation
Bit 0
        0 = disabled
         1 = enabled
```

Figure 34. Protection Configuration Register PC3


5.5.9 FRONT END AND CROWBAR


If an error is propagated to at least the Group level, the DPM can also be configured to generate commands to turn off a front end (a DC-DC converter generating the intermediate bus voltage) and to trigger an optional crowbar protection to accelerate removal of the IBV voltage.

5.5.10 PROPAGATION EXAMPLES

Understanding Fault and Error propagation is easier with the following examples.

The First example is of of non-propagation from a dPOL, as shown in Figure 36. An undervoltage error shuts down the Vo, but since propagation was not enabled, OK-A is not pulled down and Vo2 stays up.









Figure 36. Turn-On into UVP on V3. The UV Fault Is Programmed To Be Non-Latching. Ch1 – Vo1, Ch2 – Vo2 (Group A), Ch3 – Vo3 (Group B) Vo4 not shown

Figure 37 shows a scope capture an actual system when undervoltage error detection is set to not propagate. In this example, the dPOL connected to scope Ch 1 encounters the undervoltage fault after turn-on. Because fault propagation is not enabled for this dPOL, it alone turns off and generates the UV fault signal. Because a UV fault triggers the sequenced turn-off, the dPOL meets its turn-off delay and falling slew rate settings during the turn-off process as shown in the trace for Ch1. Since the UV fault is programmed to be non-latching, the dPOL will attempt to restart every 130 ms, repeating the process described above until the condition causing the undervoltage is removed. The 130ms hiccup interval is guaranteed regardless of the turn-off delay setting.

The next example is intra-group propagation, the dPOL propagates its fault or error events. Here fault propagation between dPOLs is enabled.



In Figure 38 the dPOL powering output Vo1 again encounters an undervoltage error. It pulls its OK line low. Since the dPOL powering output Vo2 (Ch3 in the picture) belongs to the same group (A in this case), pulling down OK-A tells that dPOL to execute a regular turn-off.








Figure 38. Turn-On into UVP on V3. The UV Fault Is Programmed To Be Non-Latching and Propagate From Group C to Group A. Ch1 – V3 (Group C), Ch2 – V2, Ch3 – V1 (Group A)

Since both Vo1 and Vo2 have the same delay and slew rate settings they will continue to turn off and on synchronously every 130ms as shown in Figure 39 until the condition causing the undervoltage is removed.

Note that the dPOL powering the output Vo2 (Ch3) actually reaches its voltage set point before the error in Vo1 is detected. The turn-off type of a dPOL fault/error as propagated by the faulty dPOL via the OK line is propagated through the DPM to other dPOLs connected to other Groups (per configuration in Figure 34) through its connection to their OK line or lines. This behavior assures that all dPOLs configured to be affected through Group linkages will switch off with the same turn-off type.

5.5.11 PROTECTION SUMMARY

A summary of protection support, their parameters and features are shown in Table 2.

CODE	NAME	TYPE	WHEN ACTIVE	TURN OFF	LOW SIDE SWITCH	PROPAGATION	DISABLE
TW	Temperature Warning	Warning	Whenever V _{IN} is applied	No	N/A	Status Bit	No
PG	Power Good	Warning	During steady state	No	N/A	PG	No
TR	Tracking	Fault	During ramp up	Fast	Off	Critical	Yes
ОТ	Overtemperature	Fault	Whenever V_{IN} is applied	Regular	Off	Sequenced or Critical	No
OC	Overcurrent	Fault	When V _{OUT} exceeds prebias	Fast	Off	Critical	No
UV	Undervoltage	Fault	During steady state	Regular	Off	Sequenced or Critical	No
OV	Overvoltage	Error	When V _{OUT} exceeds prebias	Fast	On	Critical or Emergency	No

Table 2. Summary of Protection Parameters and Features

5.6 OK CODING OF FAULTS AND ERRORS

d-pwer[®] dPOLs have an additional functionality added to the OK line signal. The OK line is used to propagate and receive information from other devices in the power system belonging to the same group as to the kind of turn-off procedure a device has initiated because of a fault.

Figure 40 shows the three types of OK encoding. The bubbles show when the SD and OK line logic levels are sampled by dPOL and the DPM logic.






Figure 39. OK Severity Encoding Waveforms

Note that the OK line state changes are always executed by dPOLs at the negative edge of the SD line. The chart shows shut down response types as the user can select the kind of response desired for each type of Fault or Error (within the limits of choice provided for each type of Fault or Error). All dPOL devices in the same Group are expected to trigger the same turn-off procedure in order to maintain overall tracking of output voltages in the system. And when fault propagation is set to go from one group to another, the encoding is passed along un-changed.

5.7 SWITCHING AND COMPENSATION

d-pwer[®] dPOLs utilize a digital PWM controller. The controller enables users to program most of the PWM performance parameters, such as switching frequency, interleave, duty cycle, and feedback loop compensation.

5.7.1 SWITCHING FREQUENCY

The switching frequency of the DP7015 can be programmed to either 500 KHz or 1 MHz in the GUI PWM Controller window shown in Figure 41 or directly via the I²C bus by writing into the INT register shown in Figure 41. Note that the content of the register can be changed only when the dPOL is turned off.

Each dPOL is equipped with a PLL that locks to the 500 KHzSD signal which is generated by the DPM. This sets up for switching actions to be synchronous to the falling edge of SD by all dPOLs, which are thereby kept coordinated to each other. Although synchronized to SD, switching frequency selection is independent for each dPOL, with the exception of shared load bus groups, where dPOLs attached to a shared load bus are forced to use the same frequency by the GUI.




Figure 40. PWM Controller Window

In some applications, switching at higher frequencies is desirable because it allows for better transient response. This tends to be true of applications where the output filter capacitance is low.

5.7.2 INTERLEAVE SELECTION

Interleave is defined as a phase delay between the synchronizing slope of the master clock on the SD pin and the start of each dPOL PWM cycle. This parameter can be programmed in the dPOL Controller Configure Compensation window or directly via the I²C bus by writing into the INT register in 22.5° steps.






Figure 41. Interleave Configuration Register INT

5.7.3 INTERLEAVE AND INPUT BUS NOISE

When a dPOL turns on its high side switch there is an inrush of current. If no interleave is programmed, inrush current spikes from all dPOLs in the system reflect back into the input source at the same time, adding together as shown in Figure 43.




Figure 42. Input Voltage Noise, No Interleave

Figure 43. Input Voltage Noise with Interleave

Figure 44 shows the input voltage noise of the three-output system with programmed interleave. Instead of all three dPOLs switching at the same time as in the previous example, the switching cycle of dPOLs V1, V2, and V3 start at 67.5°, 180°, and 303.75° of phase delay, respectively. Noise is spread evenly across the switching cycle resulting in more than 1.5 times reduction. Similar noise reduction can be achieved on the output of dPOLs connected in parallel. Figure 45 and Figure 46 show the output noise of two DP7015s connected in parallel without and with 180° interleave, respectively. Resulting noise reduction is more than 2 times and is equivalent to doubling switching frequency or adding extra capacitance on the output of the dPOLs.






Figure 44. Output Voltage Noise, Full Load, No Interleave

Figure 45. Output Voltage Noise, Full Load, 180° Interleave

5.7.4 DUTY CYCLE LIMIT

The DP7015 is a step-down converter therefore V_{OUT} is always less than V_{IN} . The relationship between the two parameters is characterized by the duty cycle and can be estimated from the following equation:

$$DC = \frac{V_{OUT}}{V_{IN.MIN}}$$

Where, DC is the duty cycle, V_{OUT} is the required maximum output voltage (including margining), $V_{IN.MIN}$ is the minimum input voltage.

The dPOL controller sets PWM duty cycle higher or lower than the above to compensate for drive train losses or to pull excess charge out of the output filter to keep the output voltage where it is supposed to be.

A side effect of PWM duty cycle is it also sets the rate of change of current into the output filter. A high limit helps deal with transients. However, if this is too high, an overcurrent alarm can be tripped. Thus DC limiting must be a compromise between supplying drive train losses and avoiding nuisance trips from transient load responses.

The duty cycle limit can be programmed in the GUI PWM Controller window Figure 41 or directly via the I²C bus by writing into the DCL register shown in Figure 46. The GUI will supply its own estimate of the best DC limit if the Propose button is clicked.




Figure 46. Duty Cycle Limit Register

5.7.5 FEEDBACK LOOP COMPENSATION

Programming feedback loop compensation allows optimizing dPOL performance for various application conditions. For example, increase in bandwidth can significantly improve dynamic response.

The dPOL implements a programmable PID (Proportional, Integral, and Derivative) digital controller to shape the open loop transfer function for desired bandwidth, phase/gain margin.



Asia-Pacific +86 755 298 85888 **Europe, Middle East** +353 61 49 8941

North America +1 866 513 2839 Feedback loop compensation can be programmed in the GUI PWM Controller window by setting Kr (Proportional), Ti (Integral), Td (Derivative), and Tv (Derivative roll-off) parameters or directly writing into the respective registers (CP, CI, CD, B1). Note that the coefficient Kr and the timing parameters (Ti, Td, Tv) displayed in the GUI do not map directly to the register values. It is therefore strongly recommended to use only the GUI to set the compensation values.

The GUI offers 3 ways to compensate the feedback loop:

Auto-Compensation: The GUI will calculate compensation settings from either information entered as to output capacitors in the application circuit, or, if the SysID function has been run, the frequency response measured through the SysID function in the target dPOL. This method is usually sufficient, but is sensitive to accurate accounting of capacitor values and esr. The GUI displays the results of running Auto-Compensation as a set of graphs and compensation values.


Manual Compensation: The GUI supports manually adjusting feedback compensation parameters. As the parameters are changed the GUI recalculates expected frequency and phase performance.

System Identification (SysID) and Auto-Compensation: Hardware built into the dPOL controller that injects pseudo random bit sequence (PRBS) noise into PWM calculations and observes the response of the output voltage. The GUI collects this data and calculates actual system frequency response. Having frequency response data allows the Auto-Compensation function to have a better idea of actual output filter characteristics when it calculates feedback coefficients.

Using noise to plumb the output filter requires current values for compensation be good enough that injected signal can be extracted from system noise and the added noise does not trip a fault or error response. A moderatly accurate solution for compensation must be obtained by calculating from assumed system component values before invoking SysID.

5.8 TRANSIENT RESPONSE

The following figures show the deviation of the output voltage in response to the 50-100-50% step load at $2.5 \text{A}/\mu \text{s}$. In all tests the dPOL converters were operating at 1MHz and had $6x47\mu \text{F}$ ceramic capacitors connected across the output pins. Bandwidth of the feedback loop was programmed for faster transient response.






Figure 47. Transient Response with Regulation set to 0.0 mV/A

Figure 48. Transient Response with Regulation set to 1.48 mv/A

As noted earlier, increasing the Load Regulation parameter provides load dependent dynamic load positioning. This shows up in Figure 49.

5.9 LOAD SHARING

d-pwer® dPOL converters are equipped with a patented active digital current share function. Setting up for current sharing requires both hardware and software configuration actions.

To set up for the current sharing, interconnect the CS pins of the dPOLs that are to share the load in parallel. This pulse width modulated digital signal drives the output currents of all dPOLs to approximately the same level (the dominant, or master dPOL will tend to carry slightly more of the load than the others).

In addition to the CS interconnection, the DPM must be informed of the sharing configuration. This is done in the **DPM / Configure / Devices** window shown in Figure 51. Just to the right of each address, set the spin control to one of 10 possible sharing busses (the number is an accounting aid for firmware.)

The GUI automatically copies common parameters changed in one dPOL's setup information into all dPOLs connected to the parallel bus. Some parameters, such as load sharing, must be set independently.



5.9.1 CS AND REGULATION

Load Regulation is an important part of setting up two or more dPOLs to share load. The dPOL designated the "master" should have a lower Load Regulation setting than the other dPOL(s) connected to its sharing bus.

In operation, the negative CS duty cycle in each dPOL is proportional to the unit's load current. As the loading goes up, the negative period gets wider. A dPOL which sees CS duty greater than its internally calculated value will increase its output voltage to increase its load share.

Non-zero regulation, on the other hand, tends to lower output voltage as loading increases. It also tends to retard the calculated CS period. The effect of these two actions, regulation and CS tracking, cause the dPOL or dPOLS with higher regulation values to track the loading of the dPOL with a lower regulation value. The Load Regulation setting insures the master will carry a slightly higher share of the common load.

Load Regulation is set in the Device / Configure / Output dialog as noted earlier. Best sharing is done when the slave devices have two to three steps higher Load Regulation values. Less and sharing is slightly unstable (ripple noise increases), more regulation and sharing becomes much less equal. Note that the GUI does not automatically bump up regulation for dPOLs attached to the same regulation bus. This must be done by hand. Also, it is recommended that the dPOL closest to the biggest load element on the shared output bus be set up to act as the group's master.

5.9.2 CS AND INTERLEAVE

Since shared busses tend to have relatively high currents, interleaving switching of shared bus dPOLs is generally desirable. The lowest noise generation is usually achieved when shared bus dPOL interleave phasing is set to approximately equally spaced intervals.

5.10 PERFORMANCE PARAMETERS MONITORING

dPOL converters can monitor their own performance parameters such as output voltage, output current, and temperature.

The output voltage is measured at the output sense pins, output current is measured using the ESR of the output inductor and temperature is measured by the thermal sensor built into the controller IC. Output current readings are adjusted based on temperature readings to compensate for the change of ESR of the inductor with temperature.

A 12-Bit Analog to Digital Converter (ADC) converts the output voltage, output current, and temperature into a digital signal to be transmitted via the serial interface (12Bits for the Voltage, 8 Bits for the Current and Temperature).

Monitored parameters are stored in registers (VOM, IOM, and TMON) that are continuously updated in the DPM at a fixed refresh rate of 1sec. These monitoring values can be accessed via the I²C interface with high and low level commands as described in the '"DPM Programming Manual".

Shown in Figure 50 is a capture of the GUI System Monitor while operating the Z1-DM7300 Evaluation board.

5.10.1 IN SYSTEM MONITORING

In system parametric and status monitoring is implemented through the I²C interface. The appropriate protocols are covered in the ZM7300 DPM Programming Manual. The GUI uses the published commands.

In writing software for I²C bus transactions, it is important to note that I²C responses are lower in priority in DPM operation than SD bus transactions. If an I²C transaction overlaps an SD bus transaction, the DPM will put the I²C bus on "hold" until it completes its SD activity. The GUI is aware of this and such delays are transparent.

When directly polling dPOLs for information, setting I²C bus timeouts too low can cause hangups where the DPM is waiting for the I²C master to complete a transaction and the master has timed out. To avoid such timeout related problems, set I²C interface timeout to greater than the time required for polling all dPOLs, or 150ms (whichever is greater). See the programming manual referenced above for the equation used to calculated worst case polling duration.






Figure 49. DPM Monitoring Window



6. APPLICATION

Figure 54 is a block diagram of a multiple dPOL power system. The key interconnections needed between the DPM and the dPOLs are Intermediate Voltage Bus (IBV), SD, OK (A - D), and, between the first two dPOLs which share a bus load, their CS connections. Each dPOL has its own output bulk filter capacitors. This illustrates how simple a dPOL based system is to implement in hardware. SD provides synchronization of all dPOLs as well as communication. PG, not shown, is optional, though this is usually used with auxiliary power supplies that are not digitally controlled.




Figure 50. Multi-dPOL Power System Diagram

Shown in Figure 55 is a schematic of a typical application using a DM73xx series Digital Power Manager (DPM) and at least one DP7015 point-of-load converter (dPOL). Additional d-pwer® series dPOLs may be connected (Note SD and OK dashed lines "TO OTHER dPOLS").

In this case the DP7015 is connected to OK-A. Shown connected to the dP7015 OK pin is an optional low value resistor helpful in some cases for fault isolation.

The type, value, and the number of output capacitors shown in the schematic are required to meet the specifications published in the data sheet. However, all d-pwer® dPOLs are fully operational with different configurations of output capacitors. The supervisory reset circuit in the above diagram, U2, is recommended for systems where the 3.3V supply to the DPM does not turn on faster than 0.5 V/ms.

The DPM does require some passive components which are located close to that part but not shown in the diagram above.

Note: The DP7015 is footprint compatible with the ZY7015—No change in PCB is needed to upgrade to d-pwer® parts. However, configuration data must be altered through the Bel Power Solutions I²C GUI and programmed into the DPM. When upgrading to d-pwer®, *mixing ZY and DP series devices is not recommended. All parts must be upgraded.*






Figure 51. Typical Application with Digital Power Manager and I2C Interface

7. SAFETY

The DP7015 dPOL converters **do not provide** isolation from input to output. The input devices powering DP7015 must provide relevant isolation requirements according to all IEC 60950 based standards. Nevertheless, if the system using the converter needs to receive safety agency approval, certain rules must be followed in the design of the system. In particular, all of the creepage and clearance requirements of the end-use safety requirements must be observed. These requirements are included in UL/CSA 60950, although specific applications may have other or additional requirements.

The DP7015 dPOL converters have no internal fuse. If required, the external fuse needs to be provided to protect the converter from catastrophic failure. Refer to the "Input Fuse Selection for DC/DC converters" application note on www.belpowersolutions.com for proper selection of the input fuse. Both input traces and the chassis ground trace (if applicable) must be capable of conducting a current of 1.5 times the value of the fuse without opening. The fuse must not be placed in the grounded input line.

Abnormal and component failure tests were conducted with the dPOL input protected by a fast-acting 65 V, 15 A, fuse. If a fuse rated greater than 15 A is used, additional testing may be required.

In order for the output of the DP7015 dPOL converter to be considered as SELV (Safety Extra Low Voltage), according to all IEC 60950 based standards, the input to the dPOL needs to be supplied by an isolated secondary source providing a SELV also.

8. ENVIRONMENTAL

PARAMETER	CONDITIONS / DESCRIPTION	MIN	NOM	MAX	UNITS
Ambient Temperature Range		-40		85	°C
Storage Temperature (Ts)		-55		125	°C
MTBF	Calculated Per Telcordia Technologies SR-332	4.82			MHrs
Peak Reflow Temperature	DP7015G		245	260	°C
Lead Plating		10	00% Matte T	in	
Moisture Sensitivity Level			3		



9. MECHANICAL DRAWINGS

PARAMETER	CONDITIONS / DESCRIPTION	MIN	NOM	MAX	UNITS
	Length	31.7	32	32.3	
Dimensions	Width	15.7	16	16.3	mm
	Height	7.2	7.5	7.8	
Weight			15		g




Figure 52. Mechanical Drawing






Figure 53. Recommended Pad Sizes

10. ORDERING INFORMATION

DP	70	15	G	-	ZZ
PRODUCT FAMILY	SERIES	OUTPUT CURRENT	RoHS COMPLIANCE	DASH	PACKAGING OPTIONS9
d-pwer™	Intelligent dPOL Converter	15 A	G – RoHS Compliant for all Six Substances		R100 - 100pc T&R R200 - 200pc T&R Q1 - 1pc sample for evaluation only

Example: DP7015G-R100: A 100-piece reel of RoHS compliant dPOL converters. Each dPOL converter is labelled DP7015G.

Reference Documents

- DM7300 Digital Power Manager Data Sheet
- DM7300 Digital Power Manager Programming Manual
- Bel Power Solutions I²C Graphical User Interface
- DM00056-KIT USB to I²C Adapter Kit User Manual (EOL contact factory for further technical assistance)

For more information on these products consult: tech.support@psbel.com

NUCLEAR AND MEDICAL APPLICATIONS - Products are not designed or intended for use as critical components in life support systems, equipment used in hazardous environments, or nuclear control systems.

TECHNICAL REVISIONS - The appearance of products, including safety agency certifications pictured on labels, may change depending on the date manufactured. Specifications are subject to change without notice.

⁹ Packaging option is used only for ordering and not included in the part number printed on the dPOL converter label.

