

1. DESCRIPTION

The XD/XL13700 series consists of two current-controlled transconductance amplifiers, each with differential inputs and a push-pull output. The two amplifiers share common supplies but otherwise operate independently. Linearizing diodes are provided at the inputs to reduce distortion and allow higher input levels. The result is a 10-dB signal-to-noise improvement referenced to 0.5 percent THD. High impedance buffers are provided which are especially designed to complement the dynamic range of the amplifiers. The output buffers of the XD/XL13700 differ from those of the XD/XL13600 in that their input bias currents (and thus their output DC levels) are independent of I_{ABC}. This may result in performance superior to that of the XD/XL13600 in audio applications.

2. FEATURES

- g_m Adjustable Over 6 Decades
- Excellent g_m Linearity
- Excellent Matching Between Amplifiers
- Linearizing Diodes for reduced output distortion
- High Impedance Buffers
- High Output Signal-to-Noise Ratio


3. APPLICATION

- Current-Controlled Amplifiers
- Stereo Audio Amplifiers
- Current-Controlled Impedances
- Current-Controlled Filters
- Current-Controlled Oscillators
- Multiplexers
- Timers
- Sample-and-Hold Circuits



4. PIN CONFIGURATIONS AND FUNCTIONS

Pin Configuration Top View



Pin Functions

P	IN	./0	DESCRIPTION	
NAME	NO.	I/O	DESCRIPTION	
Amp bias input	1, 16	Α	Current bias input	
Buffer input	7, 10	Α	Buffer amplifier input	
Buffer output	8, 9	Α	Buffer amplifier output	
Diode bias	2, 15	А	Linearizing diode bias input	
Input+	3, 14	Α	Positive input	
Input–	4, 13	Α	Negative input	
Output	5, 12	Α	Unbuffered output	
V ⁺	11	Р	Positive power supply	
V-	6	Р	Negative power supply	



5. SPECIFICATIONS

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) $^{(1)}$

	MIN	MAX	UNIT
Supply voltage		36 V _{DC} or ±18	V
DC input voltage	+V _S	-V _S	V
Differential input voltage		±5	V
Diode bias current (I _D)		2	mA
Amplifier bias current (I _{ABC})		2	mA
Buffer output current ⁽²⁾		20	mA
Power dissipation ⁽³⁾ T _A = 25°C – XD/XL13700		570	mW
Output short circuit duration	Continuous		1
Storage temperature, T _{stg}	-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- (2) Buffer output current should be limited so as to not exceed package dissipation.
- (3) For operation at ambient temperatures above 25°C, the device must be derated based on a 150°C maximum junction temperature and a thermal resistance, junction to ambient, as follows: XD/XL13700, 90°C/W; XD/XL13700, 110°C/W.

5.2 Recommend Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V+ (single-supply configuration)		9.5	32	V
V+ (dual-supply configuration)		4.75	16	V
V- (dual-supply configuration)		-16	-4.75	V
Operating temperature, T _A LM13700N		0	70	°C

5.3 Thermal Information

THERMAL METRIC ⁽¹⁾		XD/X		
		D (SOIC)		UNIT
		16 PINS	16 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	83.0	43.8	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	44.0	34.9	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	40.5	28.3	°C/W
ψл	Junction-to-top characterization parameter	11.5	19.1	°C/W
ψ_{JB}	Junction-to-board characterization parameter	40.2	28.2	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

www.xinluda.com 3 / 30 Rev 1.1



5.4 Electrical Characteristics

These specifications apply for $V_S = \pm 15$ V, $T_A = 25$ °C, amplifier bias current (I_{ABC}) = 500 μ A, pins 2 and 15 open unless otherwise specified. The inputs to the buffers are grounded and outputs are open


PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Land to Stanton allows (N.)	Over specified temperature range		0.4	4	.,
Input offset voltage (Vos)	I _{ABC} = 5 μA		0.3	4	mV
V _{os} including diodes	Diode bias current (I_D) = 500 μ A		0.5	5	mV
Input offset change	5 μA ≤ I _{ABC} ≤ 500 μA		0.1	3	mV
Input offset current	_		0.1	0.6	μΑ
	_		0.4	5	μА
Input bias current	Over specified temperature range		1	8	
	_	6700	9600	13000	-
Forward transconductance (g _m)	Over specified temperature range	5400			μS
g _m tracking	_		0.3		dB
	$R_L = 0$, $I_{ABC} = 5 \mu A$		5		
Peak output current	$R_L = 0$, $I_{ABC} = 500 \mu A$	350	500	650	μΑ
	R _L = 0, Over Specified Temp Range		300]
Supply current	$I_{ABC} = 500 \mu A$, both channels		2.6		mA
CMRR	_	80	110		dB
Common-mode range	_	±12	±13.5		V
Crosstalk Referred to input ⁽¹⁾ 20 Hz < f < 20 kHz			100		dB
Differential input current	I _{ABC} = 0, input = ±4 V		0.02	100	nA
Leakage current	I _{ABC} = 0 (refer to test circuit)		0.2	100	nA
Input resistance	_	10	26		kΩ
Open-loop bandwidth	_		2		MHz
Slew rate	Unity gain compensated		50		V/µs
Buffer input current	See (1)	0.5	2		μΑ
Peak buffer output voltage	See ⁽¹⁾		10		V
PEAK OUTPUT VOLTAGE	_				
Positive $R_L = \infty$, 5 μ A $\leq I_{ABC} \leq 500 \mu$ A		12	14.2		V
Negative $R_L = \infty$, 5 μ A $\leq I_{ABC} \leq 500 \mu$ A		-12	-14.4		V
Vos SENSITIVITY	_				
Positive	$\Delta V_{OS}/\Delta V^{+}$		20	150	μV/V
Negative	$\Delta V_{OS}/\Delta V^-$		20	150	μV/V

⁽¹⁾ These specifications apply for $V_S = \pm 15$ V, $I_{ABC} = 500$ μ A, $R_{OUT} = 5-k\Omega$ connected from the buffer output to $-V_S$ and the input of the buffer is connected to the transconductance amplifier output.

www.xinluda.com 4 / 30 Rev 1.1




5.5 Typical Characteristics






Typical Characteristics (continued)





Typical Characteristics (continued)



<u>www.xinluda.com</u> 7 / 30 Rev 1.1



6. Detailed Description

6.1 Overview

The XD/XL13700 is a two channel current controlled differential input transconductance amplifier with additional output buffers. The inputs include linearizing diodes to reduce distortion, and the output current is controlled by a dedicated pin. The outputs can sustain a continuous short to ground.

6.2 Functional Block Diagram




Figure 16. One Operational Transconductance Amplifier

6.3 Feature Description

6.3.1 Circuit Description

The differential transistor pair Q_4 and Q_5 form a transconductance stage in that the ratio of their collector currents is defined by the differential input voltage according to the transfer function:

$$V_{IN} = \frac{kT}{q} ln \frac{l_5}{l_4}$$
 (1)

where V_{IN} is the differential input voltage, kT/q is approximately 26 mV at 25°C and I_5 and I_4 are the collector currents of transistors Q_5 and Q_4 respectively. With the exception of Q_{12} and Q_{13} , all transistors and diodes are identical in size. Transistors Q_1 and Q_2 with Diode Q_1 form a current mirror which forces the sum of currents Q_1 and Q_2 with Diode Q_3 and Q_4 are the collection of Q_1 and Q_2 with Diode Q_3 form a current mirror which forces the sum of currents Q_1 and Q_2 with Diode Q_3 with Diode Q_4 and Q_4 are the collection of Q_1 and Q_2 with Diode Q_3 form a current mirror which forces the sum of currents Q_4 and Q_5 to equal Q_4 and Q_5 with Diode Q_5 and Q_5 are current mirror which forces the sum of currents Q_5 and Q_5 are current mirror which forces the sum of currents Q_5 and Q_5 are current mirror which forces the sum of currents Q_5 and Q_5 are current mirror which forces the sum of currents Q_5 and Q_5 are current mirror which Q_5 are current mirror Q_5 and Q_5 are current mirror Q_5 and Q_5 are current mirror Q_5 and Q_5 are current mirror Q_5 are current mirror Q_5 and Q_5 are current mirror Q_5 and Q_5

$$I_4 + I_5 = I_{ABC} \tag{2}$$

where I_{ABC} is the amplifier bias current applied to the gain pin.

For small differential input voltages the ratio of I_4 and I_5 approaches unity and the Taylor series of the In function is approximated as:

$$\frac{kT}{q} \ln \frac{l_5}{l_4} \approx \frac{kT}{q} \frac{l_5 - l_4}{l_4}$$

$$l_4 \approx l_5 \approx \frac{l_{ABC}}{2}$$

$$(3)$$

$$V_{IN}\left[\frac{I_{ABC}q}{2kT}\right] = I_5 - I_4 \tag{4}$$



Feature Description (continued)

Collector currents I4 and I5 are not very useful by themselves and it is necessary to subtract one current from the other. The remaining transistors and diodes form three current mirrors that produce an output current equal to I₅ minus I₄ thus:

$$V_{IN}\left[\frac{I_{ABC}q}{2kT}\right] = I_{OUT}$$
The term in brackets is then the transconductance of the amplifier and is proportional to IABC.

6.3.2 Linearizing Diodes

For differential voltages greater than a few millivolts, Equation 3 becomes less valid and the transconductance becomes increasingly nonlinear. Figure 19 demonstrates how the internal diodes can linearize the transfer function of the amplifier. For convenience assume the diodes are biased with current sources and the input signal is in the form of current IS. Since the sum of I4 and I5 is IABC and the difference is IOUT, currents I4 and I5 is written as follows:

$$I_4 = \frac{I_{ABC}}{2} - \frac{I_{OUT}}{2}, I_5 = \frac{I_{ABC}}{2} + \frac{I_{OUT}}{2}$$
 (6)

Since the diodes and the input transistors have identical geometries and are subject to similar voltages and temperatures, the following is true:

$$\frac{kT}{q} \ln \frac{\frac{I_D}{2} + I_S}{\frac{I_D}{2} - I_S} = \frac{kT}{q} \ln \frac{\frac{I_{ABC}}{2} + \frac{I_{OUT}}{2}}{\frac{I_{ABC}}{2} - \frac{I_{OUT}}{2}}$$

$$\therefore I_{OUT} = I_S \left(\frac{2I_{ABC}}{I_D}\right) \text{ for } |I_S| < \frac{I_D}{2}$$

$$(7)$$

Notice that in deriving Equation 7 no approximations have been made and there are no temperature-dependent terms. The limitations are that the signal current not exceed ID / 2 and that the diodes be biased with currents. In practice, replacing the current sources with resistors will generate insignificant errors.

6.4 Device Functional Modes

Use in single ended or dual supply systems requires minimal changes. The outputs can support a sustained short to ground. Note that use of the XD/XL13700 in ±5 V supply systems requires will reduce signal dynamic range; this is due to the PNP transistors having a higher VBE than the NPN transistors.

6.4.1 Output Buffers

Each channel includes a separate output buffer which consists of a Darlington pair transistor that can drive up to 20mA.

9/30 www.xinluda.com **Rev 1.1**



7. APPLICATION AND IMPLEMENTATION

7.1 Application Information

An OTA is a versatile building block analog component that can be considered an ideal transistor. The X D / X L 13700 can be used in a wide variety of applications, from voltage-controlled amplifiers and

filters to VCOs. The 2 well- matched, independent channels make the XD/XL13700 well suited for stereo audio applications.

7.2 Typical Application




Figure 17. Voltage Controlled Amplifier

7.2.1 Design Requirements

For this example application, the system requirements provide a volume control for a 1 VP input signal with a THD < 0.1% using ± 15 V supplies. The volume control varies between -13 V and 15 V and needs to provide an adjustable gain range of >30dB.

7.2.2 Detailed Design Procedure

Using the linearizing diodes is recommended for most applications, as they greatly reduce the output distortion. It is required that the diode bias current, ID be greater than twice the input current, IS. As the input voltage has a DC level of 0 V, the Diode Bias input pins are 1 diode drop above 0 V, which is +0.7 V. Tying the bias to the clean V+ supply, results in a voltage drop of 14.3 V across RD. Using the recommended 1mA for ID is appropriate here, and with VS=+15 V, the voltage drop is 14.3 V, and so using the standard value of 13-k Ω is acceptable and will provide the desired gain control.

To obtain the <0.1% THD requirement, the differential input voltage must be <60mVpp when the linearizing diodes are used. The input divider on the input will reduce the 1 VP input to 33mVPP, which is within the desired spec.

Next, set IBIAS. The Bias Input pins (pins 1 or 16), are 2 diode drops above the negative supply, and therefore VBIAS = 2(VBE) + V- , which for this application is -13.6 V. To set IBIAS to 1ma when VC = 15 V requires a 28.6-k Ω ; 30-k Ω is a standard value and is used for this application. The gain will be linear with the applied voltage.

www.xinluda.com 10 / 30 Rev 1.1



Typical Application(continued)

7.2.3 Application Curve




Figure 18. Signal Amplitude vs Control Voltage

7.3 System Examples

7.3.1 Voltage-Controlled Amplifiers

Figure 20 shows how the linearizing diodes is used in a voltage-controlled amplifier. To understand the input biasing, it is best to consider the 13-k Ω resistor as a current source and use a Thevenin equivalent circuit as shown in Figure 21. This circuit is similar to Figure 19 and operates the same. The potentiometer in Figure 20 is adjusted to minimize the effects of the control signal at the output.




Figure 19. Linearizing Diodes

For optimum signal-to-noise performance, I_{ABC} should be as large as possible as shown by the Output Voltage vs Amplifier Bias Current graph. Larger amplitudes of input signal also improve the S/N ratio. The linearizing diodes help here by allowing larger input signals for the same output distortion as shown by the Distortion vs. Differential Input Voltage graph. S/N may be optimized by adjusting the magnitude of the input signal via R_{IN} (Figure 20) until the output distortion is below the desired level. The output voltage swing can then be set at any level by selecting R_L .

Although the noise contribution of the linearizing diodes is negligible relative to the contribution of the amplifier's internal transistors, I_D should be as large as possible. This minimizes the dynamic junction resistance of the diodes (r_e) and maximizes their linearizing action when balanced against R_{IN} . A value of 1 mA is recommended for I_D unless the specific application demands otherwise.






Figure 20. Voltage-Controlled Amplifier




Figure 21. Equivalent VCA Input Circuit

7.3.2 Stereo Volume Control

The circuit of Figure 22 uses the excellent matching of the two XD/XL13700 amplifiers to provide a Stereo Volume Control with a typical channel-to-channel gain tracking of 0.3 dB. R_P is provided to minimize the output offset voltage and may be replaced with two 510Ω resistors in AC-coupled applications. For the component values given, amplifier gain is derived for Figure 20 as being:

$$\frac{V_{O}}{V_{IN}} = 940 \times I_{ABC} \tag{8}$$

If V_C is derived from a second signal source then the circuit becomes an amplitude modulator or two-quadrant multiplier as shown in Figure 23, where:

$$I_{O} = \frac{-2I_{S}}{I_{D}} (I_{ABC}) = \frac{-2I_{S}}{I_{D}} \frac{V_{IN2}}{R_{C}} - \frac{2I_{S}}{I_{D}} \frac{(V^{-} + 1.4V)}{R_{C}}$$
(9)

The constant term in the above equation may be cancelled by feeding IS \times IDRC/2(V- + 1.4 V) into IO. The circuit of Figure 24 adds RM to provide this current, resulting in a four-quadrant multiplier where RC is trimmed such that VO = 0 V for VIN2 = 0 V. RM also serves as the load resistor for IO.

www.xinluda.com 12/30 Rev 1.1






Figure 22. Stereo Volume Control




Figure 23. Amplitude Modulator




Figure 24. Four-Quadrant Multiplier



Noting that the gain of the XD/XL13700 amplifier of Figure 21 may be controlled by varying the linearizing diode current I_D as well as by varying I_{ABC} , Figure 25 shows an AGC Amplifier using this approach. As V_O reaches a high enough amplitude (3 V_{BE}) to turn on the Darlington transistors and the linearizing diodes, the increase in I_D reduces the amplifier gain so as to hold V_O at that level.

7.3.3 Voltage-Controlled Resistors

An Operational Transconductance Amplifier (OTA) may be used to implement a Voltage Controlled Resistor as shown in Figure 26. A signal voltage applied at R_X generates a V_{IN} to the XD/XL13700 which is then multiplied by the g_m of the amplifier to produce an output current, thus:

$$R_X = \frac{R + R_A}{g_m R_A} \tag{10}$$

where $g_m \approx 19.2 I_{ABC}$ at 25°C. Note that the attenuation of V_0 by R and R_A is necessary to maintain V_{IN} within the linear range of the X D / X L 13700 input.

Figure 27 shows a similar VCR where the linearizing diodes are added, essentially improving the noise performance of the resistor. A floating VCR is shown in Figure 28, where each "end" of the "resistor" may be at any voltage within the output voltage range of the XD/XL13700.




Figure 25. AGC Amplifier




Figure 26. Voltage-Controlled Resistor, Single-Ended






Figure 27. Voltage-Controlled Resistor with Linearizing Diodes

7.3.4 Voltage-Controlled Filters

OTA's are extremely useful for implementing voltage controlled filters, with the XD/XL13700 having the advantage that the required buffers are included on the I.C. The VC Lo-Pass Filter of Figure 29 performs as a unity-gain buffer amplifier at frequencies below cut-off, with the cut-off frequency being the point at which XC/gm equals the closed-loop gain of (R/RA). At frequencies above cut-off the circuit provides a single RC roll-off (6 dB per octave) of the input signal amplitude with a -3 dB point defined by the given equation, where gm is again $19.2 \times IABC$ at room temperature. Figure 30 shows a VC High-Pass Filter which operates in much the same manner, providing a single RC roll-off below the defined cut-off frequency.

Additional amplifiers may be used to implement higher order filters as demonstrated by the two-pole Butterworth Lo-Pass Filter of Figure 31 and the state variable filter of Figure 32. Due to the excellent gm tracking of the two amplifiers, these filters perform well over several decades of frequency.




Figure 28. Floating Voltage-Controlled Resistor

<u>www.xinluda.com</u> 15 / 30 Rev 1.1







Figure 29. Voltage-Controlled Low-Pass Filter




$$f_0 = \frac{R_A g_m}{(R + R_A) 2\pi C}$$

Figure 30. Voltage-Controlled Hi-Pass Filter

www.xinluda.com 16 / 30 Rev 1.1





$$f_0 = \frac{R_A g_m}{(R + R_A) 2\pi C}$$

Figure 31. Voltage-Controlled 2-Pole Butterworth Lo-Pass Filter




Figure 32. Voltage-Controlled State Variable Filter

7.3.5 Voltage-Controlled Oscillators


The classic Triangular/Square Wave VCO of Figure 33 is one of a variety of Voltage Controlled Oscillators which may be built utilizing the XD/XL13700. With the component values shown, this oscillator provides signals from 200 kHz to below 2 Hz as IC is varied from 1 mA to 10 nA. The output amplitudes are set by IA \times RA. Note that the peak differential input voltage must be less than 5 V to prevent zenering the inputs.

A few modifications to this circuit produce the ramp/pulse VCO of Figure 34. When VO2 is high, IF is added to IC to increase amplifier A1's bias current and thus to increase the charging rate of capacitor C. When VO2 is low, IF goes to zero and the capacitor discharge current is set by IC.

<u>www.xinluda.com</u> 17 / 30 Rev 1.1




The VC Lo-Pass Filter of Figure 29 may be used to produce a high-quality sinusoidal VCO. The circuit of Figure 34 employs two XD/XL13700 packages, with three of the amplifiers configured as lo-pass filters and the fourth as a limiter/inverter. The circuit oscillates at the frequency at which the loop phase-shift is 360° or 180° for the inverter and 60° per filter stage. This VCO operates from 5 Hz to 50 kHz with less than 1% THD.



$$f_{OSC} = \frac{I_C}{4CI_AR_A}$$

Figure 33. Triangular/Square-Wave VCO



$$\begin{split} V_{PK} &= \frac{(V^+ \pm 0.8 V) \, R_2}{R_1 + R_2} \\ t_H &\approx \frac{2 V_{PK} C}{I_F} \\ t_L &= \frac{2 V_{PK} C}{I_C} \\ f_0 &\approx \frac{I_C}{2 V_{PK} C} \text{ for } I_C << I_F \end{split}$$

Figure 34. Ramp/Pulse VCO

www.xinluda.com 18 / 30 Rev 1.1






Figure 35. Sinusoidal VCO

Figure 36 shows how to build a VCO using one amplifier when the other amplifier is needed for another function.




Figure 36. Single Amplifier VCO

7.3.6 Additional Applications

Figure 37 presents an interesting one-shot which draws no power supply current until it is triggered. A positive- going trigger pulse of at least 2 V amplitude turns on the amplifier through R_B and pulls the non-inverting input high. The amplifier regenerates and latches its output high until capacitor C charges to the voltage level on the non-inverting input. The output then switches low, turning off the amplifier and discharging the capacitor. The capacitor discharge rate is speeded up by shorting the diode bias pin to the inverting input so that an additional discharge current flows through D_I when the amplifier output switches low. A special feature of this timer is that the other amplifier, when biased from V_O , can perform another function and draw zero stand-by power as well.

<u>www.xinluda.com</u> 19 / 30 Rev 1.1






Figure 37. Zero Stand-By Power Timer

The operation of the multiplexer of Figure 38 is very straightforward. When A1 is turned on it holds V_0 equal to V_{IN1} and when A2 is supplied with bias current then it controls V_0 . C_C and R_C serve to stabilize the unity-gain configuration of amplifiers A1 and A2. The maximum clock rate is limited to about 200 kHz by the XD/XL13700 slew rate into 150 pF when the $(V_{IN1}-V_{IN2})$ differential is at its maximum allowable value of 5 V.

The Phase-Locked Loop of Figure 39 uses the four-quadrant multiplier of Figure 24 and the VCO of Figure 36 to produce a PLL with a ±5% hold-in range and an input sensitivity of about 300 mV.




Figure 38. Multiplexer

<u>www.xinluda.com</u> 20 / 30 Rev 1.1






Figure 39. Phase Lock Loop

The Schmitt Trigger of Figure 40 uses the amplifier output current into R to set the hysteresis of the comparator; thus $V_H = 2 \times R \times I_B$. Varying I_B will produce a Schmitt Trigger with variable hysteresis.




Figure 40. Schmitt Trigger

Figure 41 shows a Tachometer or Frequency-to-Voltage converter. Whenever A1 is toggled by a positive-going input, an amount of charge equal to $(V_H - V_L)$ C_t is sourced into C_f and R_t . This once per cycle charge is then balanced by the current of V_O/R_t . The maximum F_{IN} is limited by the amount of time required to charge C_t from V_L to V_H with a current of I_B , where V_L and V_H represent the maximum low and maximum high output voltage swing of the XD/XL13700. D1 is added to provide a discharge path for C_t when A1 switches low.

The Peak Detector of Figure 42 uses A2 to turn on A1 whenever V_{IN} becomes more positive than V_{O} . A1 then charges storage capacitor C to hold V_{O} equal to V_{IN} PK. Pulling the output of A2 low through D1 serves to turn off A1 so that V_{O} remains constant.






Figure 41. Tachometer




Figure 42. Peak Detector and Hold Circuit

The Ramp-and-Hold of Figure 44 sources I_B into capacitor C whenever the input to A1 is brought high, giving a ramp-rate of about 1 V/ms for the component values shown.

The true-RMS converter of Figure 45 is essentially an automatic gain control amplifier which adjusts its gain such that the AC power at the output of amplifier A1 is constant. The output power of amplifier A1 is monitored by squaring amplifier A2 and the average compared to a reference voltage with amplifier A3. The output of A3 provides bias current to the diodes of A1 to attenuate the input signal. Because the output power of A1 is held constant, the RMS value is constant and the attenuation is directly proportional to the RMS value of the input voltage. The attenuation is also proportional to the diode bias current. Amplifier A4 adjusts the ratio of currents through the diodes to be equal and therefore the voltage at the output of A4 is proportional to the RMS value of the input voltage. The calibration potentiometer is set such that Vo reads directly in RMS volts.

<u>www.xinluda.com</u> 22 / 30 Rev 1.1






Figure 43. Sample-Hold Circuit




Figure 44. Ramp and Hold

www.xinluda.com 23 / 30 Rev 1.1






Figure 45. True RMS Converter

The circuit of Figure 46 is a voltage reference of variable Temperature Coefficient. The $100\text{-}k\Omega$ potentiometer adjusts the output voltage which has a positive TC above 1.2 V, zero TC at about 1.2 V, and negative TC below 1.2 V. This is accomplished by balancing the TC of the A2 transfer function against the complementary TC of D1.

The wide dynamic range of the XD/XL13700 allows easy control of the output pulse width in the Pulse Width Modulator of Figure 47.

For generating I_{ABC} over a range of 4 to 6 decades of current, the system of Figure 48 provides a logarithmic current out for a linear voltage in.

Since the closed-loop configuration ensures that the input to A2 is held equal to 0 V, the output current of A1 is equal to $I_3 = -V_c/R_c$.

The differential voltage between Q1 and Q2 is attenuated by the R1,R2 network so that A1 may be assumed to be operating within its linear range. From Equation 5, the input voltage to A1 is:

$$V_{IN1} = \frac{-2kTI_3}{qI_2} = \frac{-2kTV_C}{qI_2R_C}$$
(11)

The voltage on the base of Q1 is then

$$V_{B1} = \frac{(R_1 + R_2) V_{IN1}}{R_1}$$
 (12)

The ratio of the Q1 and Q2 collector currents is defined by:

$$V_{B}1 = \frac{kT}{q} \ln \frac{I_{C2}}{I_{C1}} \approx \frac{kT}{q} \ln \frac{I_{ABC}}{I_{1}}$$

$$(13)$$

Combining and solving for IABC yields:

$$I_{ABC} = I_1 \exp \frac{2(R_1 + R_2) V_C}{R_1 I_2 R_C}$$
(14)

This logarithmic current is used to bias the circuit of Figure 22 to provide temperature independent stereo attenuation characteristic.






Figure 46. Delta VBE Reference





Figure 47. Pulse Width Modulator

<u>www.xinluda.com</u> 25 / 30 Rev 1.1





 $I_{ABC} = I_1 \exp \frac{-CI_3}{I_2}$

Figure 48. Logarithmic Current Source




Figure 49. Unity Gain Follower




Figure 50. Leakage Current Test Circuit

www.xinluda.com 26 / 30 Rev 1.1






Figure 51. Differential Input Current Test Circuit

<u>www.xinluda.com</u> 27 / 30 Rev 1.1



8. POWER SUPPLY RECOMMENDATIONS

The XD/XL13700 can operate with either a single-ended supply or a dual supplies. The supplies should be low impedance sources with sufficient bypassing. Use of low-ESR sufficiently rated voltage ceramic capacitors is recommended. When bypassing dual supply configurations, the supply bypass capacitors should couple to ground.

9. LAYOUT

9.1 Layout Guidelines

Place supply bypass capacitors as close to the appropriate supply pins as possible. When multiple bypass capacitors are used, the smallest value capacitor should be closest to the supply pin.

Use of a ground plane to minimize ground impedance and provide constant signal impedance is recommended. Avoid routing signal traces over any gaps in the ground plane.

Feedback components and passives should be placed close to the device pins to minimize parasitic impedances. When using capacitors to limit bandwidth, the capacitor should be closer to the device pin than any ballasting or gain resistors.

9.2 Layout Example




Figure 52. Layout Recommendation




10. ORDERING INFORMATION

Ordering Information

Part Number	Device Marking	Package Type	Body size (mm)	Temperature (°C)	MSL	Transport Media	Package Quantity
XD13700	XD13700	DIP16	19.05 * 6.35	- 40 to 85	MSL3	Tube 25	1000
XL13700	XL13700	SOP16	10.00 * 3.95	- 40 to 85	MSL3	T&R	2500

11. DIMENSIONAL DRAWINGS

S0P16 DIM DIM MIN (mm) MAX(mm) MIN(mm) MAX(mm) SYMBOL SYMBOL 9.80 10.00 0.203 C4 0.233 0, 356 1. 05TYP Al 0.4560.40 0.70 1. 27TYP D1 A2 АЗ 0. 302ΤΥΓ D2 0.15 0.25 0. 20TYP В 3.85 3.95 R1 B1 6.24 R2 0. 20TYP 01 B2 5. 00TYP $8^{\circ} \sim 12^{\circ} \text{ TYP4}$ $8^{\circ} \sim 12^{\circ} \text{ TYP4}$ $0^{\circ} \sim 8^{\circ}$ $4^{\circ} \sim 12^{\circ}$ θ2 C 1.40 1.60 C1 0.61 0.71 03 0 4 C2 0.54 0.64 C3 0, 05 0.25



L

-BASE METAL

DIP16 millimeter symbol Max Min 3.20 3.30 3.40 0.44 0.53 0.46 0.25 c1 0.24 0.25 0.26 b1 D 18. 95 19.05 19. 15 6.35 6.45 E 6.25 2.54BSC 8.80 eA 8.30 9.30

WITH PLATING-