

# **Dual-Channel Low-Side Gate**Driver

## Hynetek Semiconductor Co., Ltd.

**HP3000** 

### **FEATURES**

- Typical 5-A peak source and sink drive current for each channel
- Input and enable pins capable of handling -12 V
- Output capable of handling -2 V transients
- Absolute maximum VDD voltage: 35 V
- Wide VDD operating range from 4.5 V to 30 V with UVLO
- Two independent gate drive channels
- Independent enable function for each output
- Hysteretic-logic thresholds for high noise immunity
- VDD independent input thresholds (TTL compatible)
- Fast propagation delays (22-ns typical)
- Fast rise and fall times (7-ns and 9-ns typical)
- 1-ns typical delay matching between the two channels
- Two channels can be paralleled for higher drive current
- SOP-8L and DFN2X2-8L package options
- Operating junction temperature range of -40 °C to 150 °C

### **APPLICATIONS**


Switch-mode power-supplies (SMPS) Power factor correction (PFC) circuits

DC-DC converter

Motor drives

Solar power supplies

Pulse transformer driver



Typical Application Circuit

#### **GENERAL DESCRIPTION**

The HP3000 is a dual-channel, high-speed, low-side gate driver that effectively drives MOSFET, IGBT, SiC, and GaN power switches. It has a typical peak drive strength of 5 A which reduces rise and fall times of the power switches, lowers switching losses, and increases efficiency. The fast propagation delay (22-ns typical) yields better power stage efficiency by improving the dead time optimization, pulse width utilization, control loop response, and transient performance of the system.

HP3000 can handle -12 V at its inputs, which improves robustness in systems with moderate ground bouncing. The inputs are independent of supply voltage and can be connected to most controller outputs for maximum control flexibility. An independent enable signal allows the power stage to be controlled independently of main control logic. In the event of a system fault, the gate driver can quickly shut-off by pulling enable low. Many highfrequency switching power supplies exhibit noise at the gate of the power device, which can get injected into the output pin on the gate driver and can cause the driver to malfunction. The HP3000's transient reverse current and reverse voltage capability allow it to tolerate noise on the gate of the power device or pulse-transformer and avoid driver malfunction. The HP3000 also features under voltage lockout (UVLO) for improved system robustness. When there is not enough bias voltage to fully enhance the power device, the gate driver output is held low by the strong internal pull down MOSFET.

#### **Device Information**

PART NUMBER	PACKAGE	BODY SIZE	
HP3000	SOP-8L	4.90 × 3.90 mm <sup>2</sup>	
HP3000	DFN2X2-8L	2.00 × 2.00 mm <sup>2</sup>	

## **TABLE OF CONTENTS**

Features	
Applications	1
Applications	1
Table of Contents	2
Revision History	2
Pin Configuration and Function Descriptions	
Specifications	
Absolute Maximum Ratings	
Thermal Resistance	
ESD Caution	
Package Outline Dimensions	3
Package Top Marking	10
Ordering Guide	
Tape And Reel Information	12
Important Notice	

## **REVISION HISTORY**

Version	Date	Descriptions
Rev. 1.0	11/2023	Initial version

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

## **TOP VIEW**




Figure 1 HP3000-AA000-SP08R Pin Assignment

#### **TOP VIEW**




Figure 2 HP3000-AD000-HD08R Pin Assignment

Table 1. Pin Function Descriptions for HP3000-AA000-SP08R、HP3000-AD000-HD08R

Pin No.	Name	Type <sup>1</sup>	Primary Function
1	ENA	I	Enable input for Channel A. Biasing ENA, LOW will disable Channel A output regardless of the state of INA. Pulling ENA, HIGH enables the Channel A output. If ENA is left floating, Channel A is enabled by default due to an internal pull-up resistor. It is recommended to connect this pin to VDD if unused.
2	INA	1	Input to Channel A. INA is the non-inverting input of the HP3000 device. OUTA is held LOW if INA is unbiased or floating by default due to an internal pulldown resistor. Connect this pin to GND if unused.
3	GND	_	Ground: All signals are referenced to this pin.
4	INB	1	Input to Channel B. INB is the non-inverting input of the HP3000 device. OUTB is held LOW if INB is unbiased or floating by default due to an internal pulldown resistor. Connect this pin to GND if unused.
5	OUTB	0	Channel B Output
6	VDD	I	Bias supply input. Bypass this pin with two ceramic capacitors, generally ≥ 1 µF and 0.1 µF, which are referenced to GND pin of this device.

Pin No.	Name	Type <sup>1</sup>	Primary Function
7	OUTA	0	Channel A Output
8	ENB	I	Enable input for Channel B. Biasing ENB, LOW will disable Channel B output regardless of the state of INB. Pulling ENB, HIGH enables the Channel B output. If ENB is left floating, Channel B is enabled by default due to an internal pull-up resistor. It is recommended to connect this pin to VDD if unused.
9	Thermal Pad	-	Connect to GND through large copper plane. This pad is not a low-impedance path to GND

<sup>1.</sup> I = Input; O = Output

## **SPECIFICATIONS**

 $V_{DD}$  = 12.0 V,  $T_J$  = -40°C to +150°C, 1- $\mu$ F capacitor from  $V_{DD}$  to GND, no load on the output, for minimum and maximum specifications, and  $T_A$  = 25°C for typical specifications, unless otherwise noted.

**Table 2. Specifications** 

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
POWER SUPPLY						
Operating Supply Voltage	$V_{DD}$		4.5	12	30	V
VDD quiescent supply current	I <sub>DD_Q</sub>	$V_{INx} = 3.3 \text{ V, VDD} = 3.4 \text{ V, ENx} = V_{DD}$		260	500	μΑ
VDD static supply current	I <sub>DD</sub>	$V_{INx} = 3.3 \text{ V}, \text{ ENx} = V_{DD}$		0.4	0.8	mA
		$V_{INx} = 0.0 V$ , $ENx = V_{DD}$		0.35	0.7	mA
VDD operating current	Iddo	fsw = 1000 kHz, VINx = 0.0 V to 3.3 V PWM, ENx = V <sub>DD</sub>		3.6	4.2	mA
Shutdown current	I <sub>DD_SD</sub>	V <sub>INx</sub> = 3.3 V, ENx = 0 V		0.5	0.9	mA
UNDER VOLTAGE LOCKOUT (UVLO)						
VDD UVLO rising threshold	V <sub>DD_ON</sub>		3.8	4.1	4.4	V
VDD UVLO falling threshold	V <sub>DD_OFF</sub>		3.5	3.8	4.1	V
VDD UVLO hysteresis	V <sub>DD_HYST</sub>			0.3		V
INPUT (INA, INB)	.,					
Input signal high threshold	V <sub>INx_H</sub>	Output High, ENx = HIGH	1.8	2	2.2	V
Input signal low threshold	V <sub>INx_L</sub>	Output Low, ENx = HIGH	0.8	1	1.2	V
Input signal hysteresis	V <sub>INx_HYST</sub>			1		V
Input pin pulldown resistor	R <sub>INx</sub>	INx = 3.3 V		120		kΩ
ENABLE (ENA, ENB)		0		•		.,
Enable signal high threshold	V <sub>ENx_</sub> H	Output High, INx = HIGH	1.8	2	2.2	V
Enable signal low threshold	V <sub>ENx_L</sub>	Output Low INx = HIGH	0.8	1	1.2	V
Enable signal hysteresis Enable pin pull-up resistor	V <sub>ENx_HYST</sub>	ENx = 0 V		200		V kΩ
OUTPUTS (OUTA, OUTB)	IXENX	ENX - 0 V		200		K12
Peak output source current	Isrc	$V_{DD} = 12 \text{ V, } C_{VDD} = 10  \mu\text{F, } C_{L} = 0.1  \mu\text{F, } f = 1  k\text{Hz}$		5		Α
Peak output sink current	I <sub>SNK</sub>	$V_{DD} = 12 \text{ V, } C_{VDD} = 10  \mu\text{F, } C_L = 0.1  \mu\text{F, } f = 1 \text{ kHz}$		5		Α
Pullup resistance	Rch	I <sub>OUT</sub> = -50 mA		0.8	1.32	Ω
Pulldown resistance	RcL	I <sub>OUT</sub> = 50 mA		0.6	1.15	Ω
Switching Characteristics						
Rise time	t <sub>Rx</sub>	C <sub>LOAD</sub> = 1.8 nF, 20% to 80%, Vin = 0 V to 3.3 V		7	13	ns
Fall time	t <sub>Fx</sub>	C <sub>LOAD</sub> = 1.8 nF, 80% to 20%, Vin = 0 V to 3.3 V		9	15	ns
Turn-on propagation delay	t <sub>D1x</sub>	$C_{LOAD}$ = 1.8 nF, $V_{INx\_H}$ of the input rise to 10% of output rise, $V_{INx\_H}$ of the input rise to 10% of output rise, $V_{INx\_H}$ of the input rise to 10% of output rise, $V_{INx\_H}$ of the input rise to 10% of output rise, $V_{INx\_H}$ of the input rise to 10% of output rise, $V_{INx\_H}$ of the input rise to 10% of output rise, $V_{INx\_H}$ of the input rise to 10% of output rise, $V_{INx\_H}$ of the input rise to 10% of output rise, $V_{INx\_H}$ of the input rise to 10% of output rise, $V_{INx\_H}$ of the input rise to 10% of output rise, $V_{INx\_H}$ of the input rise to 10% of output rise, $V_{INx\_H}$ of the input rise to 10% of output rise, $V_{INx\_H}$ of the input rise to 10% of output rise, $V_{INx\_H}$ of the input rise to 10% of output rise, $V_{INx\_H}$ of the input rise to 10% of output rise, $V_{INx\_H}$ of the input rise to 10% of output rise, $V_{INx\_H}$ of the input rise to 10% output rise, $V_{INx\_H}$ of the input rise to 10% output rise, $V_{INx\_H}$ of the input rise to 10% output rise, $V_{INx\_H}$ of the input rise to 10% output rise, $V_{INx\_H}$ of the input rise to 10% output rise, $V_{INx\_H}$ of the input rise to 10% output rise, $V_{INx\_H}$ of the input rise to 10% output rise, $V_{INx\_H}$ of the input rise to 10% output rise, $V_{INx\_H}$ of the input rise to 10% output rise, $V_{INx\_H}$ of the input rise to 10% output rise, $V_{INx\_H}$ of the input rise to 10% output rise, $V_{INx\_H}$ of the input rise to 10% output rise, $V_{INx\_H}$ of the input rise to 10% output rise, $V_{INx\_H}$ of the input rise to 10% output rise, $V_{INx\_H}$ of the input rise to 10% output rise, $V_{INx\_H}$ output		22	32	ns
Turn-off propagation delay	t <sub>D2x</sub>	$C_{LOAD}$ = 1.8 nF, $V_{INx\_L}$ of the input fall to 90% of output fall, $Vin$ = 0 $V$ to 3.3 $V$ , $f_{SW}$ = 500 kHz, 50% duty cycle, $T_J$ = 125 °C		22	32	ns
Enable propagation delay	tъзх	$C_{LOAD}$ = 1.8 nF, $V_{ENx\_H}$ of the enable rise to 10% of output rise, $V_{IN}$ = 0 V to 3.3 V, $f_{sw}$ = 500 kHz, 50% duty cycle, $T_J$ = 125 °C		22	32	ns

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Disable propagation delay	t <sub>D4x</sub>	$C_{LOAD} = 1.8$ nF, $V_{ENx\_L}$ of the enable fall to 10% of output fall, $Vin = 0$ V to 3.3 V, $f_{SW} = 500$ kHz, 50% duty cycle, $T_J = 125$ °C		22	32	ns
Delay matching between two channels	t <sub>M</sub>	$\begin{split} &C_{LOAD} = 1.8 \text{ nF, V}_{IN} = 0 \text{ V to } 3.3 \text{ V,} \\ &f_{SW} = 500 \text{ kHz, } 50\% \text{ duty cycle,} \\ &INA = INB,  t_{RA} - t_{RB} ,  t_{FA} - t_{FB}  \end{split}$		1	2	ns
Minimum input pulse width	t <sub>PWmin</sub>	$C_{LOAD}$ = 1.8 nF, $V_{IN}$ = 0 V to 3.3 V, $f_{SW}$ = 500 kHz, $V_O$ > 1.5 V		10	15	ns

1 Legend:
A = Analog Pin
P = Power Pin
D = Digital Pin
I = Input Pin
O = Output Pin



# Dual-Channel Low-Side Gate Driver

Hynetek Semiconductor Co., Ltd.

**HP3000** 

## ABSOLUTE MAXIMUM RATINGS

Table 3. Absolute maximum ratings

Parameter	Rating
Supply voltage, VDD (Continuous)	35 V
Output voltage, OUTA, OUTB (DC)	-0.3 V to VDD + 0.3 V
Output voltage, OUTA, OUTB (200ns Pulse)	-2 V to VDD + 3 V
Input voltage INA, INB, ENA, ENB	-12 V to 35 V
Operating temperature range (junction)	-40°C to +150°C
Soldering conditions	JEDEC J-STD-020
Electrostatic Discharge (ESD)	
Human body model	±2000 V
Changed device model	±1000 V

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

#### THERMAL RESISTANCE

Thermal performance is directly linked to printed circuit board (PCB) design and operating environment. Close attention to PCB thermal design is required.

 $\theta_{JA}$  is the natural convection junction to ambient thermal resistance measured in a one cubic foot sealed enclosure.  $\theta_{JC}$  is the junction to case thermal resistance.

#### **Table 4. Thermal Resistance**

Package Type	θ <sub>JA</sub>	θ <sub>JC</sub>	Unit
8-lead SOP	133.9	59.7	°C/W
8-lead DFN2x2-8L	92	74.5	°C/W


### **ESD CAUTION**





#### **Electrostatic Discharge Sensitive Device.**

Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

# **PACKAGE OUTLINE DIMENSIONS**








	DIMENSION IN MILLIMETERS				
SYMBOLS	MIN	NOM	MAX		
Α	-	-	1.75		
A1	0.10	-	0.25		
A2	1.35	1.45	1.55		
b	0.30	-	0.51		
С	0.17	-	0.25		
D	4.70	4.90	5.10		
E	5.80	6.00	6.20		
E1	3.80	3.90	4.00		
е	1.27 BSC				
L	0.40	-	1.27		
θ	0°	-	8°		

Figure 2 HP3000-AA000-SP08R Dimension



	DIMENSION IN MILLIMETERS					
SYMBOLS	MIN	NOM	MAX			
Α	0.70	0.75	0.80			
A1	0.00	0.02	0.05			
A2	0.203 REF					
b	0.20	0.25	0.30			
D	2 BSC					
E	2 BSC					
е	0.5 BSC					
L	0.30	0.35	0.40			
D1	0.55	0.60	0.65			
E1	1.15	1.20	1.25			

Figure 3 HP3000-AD000-HD08R Dimension

## PACKAGE TOP MARKING





Figure 4 HP3000-AA000-SP08R Package Top Marking




DFN2X2-8L

Figure 5 HP3000-AD000-HD08R Package Top Marking


## **ORDERING GUIDE**

Model	Package Type	Tj Temp (℃)	MSL	Package	Package Qty
HP3000-AA000-SP08R	SOP8L	-40~150	Level 2	T&R	4000ea
HP3000-AD000-HD08R	DFN2×2-8L	-40~150	Level 1	T&R	4000ea

## TAPE AND REEL INFORMATION







#### DIMENSIONS AND PIN1 ORIENTATION

Device	Package Type	D0 (mm)	W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	P2 (mm)	W (mm)	Pin1 Quadrant	Quantity
HP3000-AAXXX-SP08R	SOP8L	330.00	12.40	6.40	5.40	2.10	8.00	4.00	12.00	Q1	4000
HP3000-ADXXX-HD08R	DFN2X2-8L	180.00	9.50	2.30	2.30	1.10	4.00	4.00	8.00	Q2	4000

All dimensions are nominal

Figure 6 Tape and Reel Information

## IMPORTANT NOTICE

Hynetek Semiconductor Co., Ltd. and its subsidiaries (Hynetek) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to Hynetek's terms and conditions of sale supplied at the time of order acknowledgment.

Hynetek warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in Hynetek's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent Hynetek deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

Hynetek assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using Hynetek components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

Hynetek does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which Hynetek components or services are used. Information published by Hynetek regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from Hynetek under the patents or other intellectual property of Hynetek.

Reproduction of significant portions of Hynetek information in Hynetek data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Hynetek is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of Hynetek components or services with statements different from or beyond the parameters stated by Hynetek for that component or service voids all express and any implied warranties for the associated Hynetek component or service and is an unfair and deceptive business practice.

Hynetek is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of Hynetek components in its applications, notwithstanding any applications-related information or support that may be provided by Hynetek. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify Hynetek and its representatives against any damages arising out of the use of any Hynetek components in safety-critical applications.

In some cases, Hynetek components may be promoted specifically to facilitate safety-related applications. With such components, Hynetek's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No Hynetek components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those Hynetek components which Hynetek has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of Hynetek components which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

Hynetek has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, Hynetek will not be responsible for any failure to meet ISO/TS16949.

Please refer to below URL for other products and solutions of Hynetek Semiconductor Co., Ltd.

©2022 Hynetek Semiconductor Co., Ltd. All rights reserved.

Trademarks and registered trademarks are the property of their respective owners.

www.hynetek.com

