

N-channel 600 V, 0.35 Ω typ., 11 A MDmesh™ M2 Power MOSFET in a TO-220FP wide creepage package

Datasheet - production data





Figure 1: Internal schematic diagram



Features

Order code	V _{DS}	R _{DS(on)} max	lσ
FH13N60K	600 V	0.38 Ω	11 A

- Extremely low gate charge
- Excellent output capacitance (Coss) profile
- 100% avalanche tested
- Zener-protected
- Wide distance of 4.25 mm between the pins

Applications

Switching applications

Description

This device is an N-channel Power MOSFET developed using MDmesh™ M2 technology. Thanks to its strip layout and an improved vertical structure, the device exhibits low on-resistance and optimized switching characteristics, rendering it suitable for the most demanding high efficiency converters.

The TO-220FP wide creepage package provides increased surface insulation for Power MOSFETs to prevent failure due to arcing, which can occur in polluted environments.

Table 1: Device summary

Order code	Marking	Package	Packaging
FH13N60K	FH13N60K	TO-220FP wide creepage	Tube

Contents FH13N60K

Contents

1	Electric	al ratings	3
2	Electric	al characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	8
4	Packag	e information	9
	4.1	TO-220FP wide creepage package information	9
5	Revisio	n history	11

FH13N60K Electrical ratings

1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
Vgs	Gate-source voltage	± 25	V
I_D	Drain current (continuous) at T _C = 25 °C	11 ⁽¹⁾	Α
ΙD	Drain current (continuous) at T _C = 100 °C	7 (1)	Α
I _{DM} ⁽²⁾	Drain current (pulsed)	44	Α
P _{TOT}	Total dissipation at $T_C = 25$ °C	25	W
V _{ISO}	Insulation withstand voltage (RMS) from all three leads to external heat sink (t = 1 s; T_C = 25 °C)	2500	V
dv/dt (3)	Peak diode recovery voltage slope	15	V/ns
dv/dt (4)	MOSFET dv/dt ruggedness	50	V/IIS
T _{stg}	Storage temperature range	- 55 to 150	°C
Tj	Operating junction temperature range	- 55 (0 150	C

Notes:

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case max	5	°C/W
R _{thj-amb}	Thermal resistance junction-ambient max	62.5	°C/W

Table 4: Avalanche characteristics

Symbol	Parameter	Value	Unit
I _{AR}	Avalanche current, repetitive or not repetitive (pulse width limited by T _{jmax})	2.8	Α
Eas	Single pulse avalanche energy (starting $T_j = 25^{\circ}C$, $I_D = I_{AR}$; $V_{DD} = 50 \text{ V}$)	125	mJ

⁽¹⁾Limited by maximum junction temperature.

⁽²⁾Pulse width limited by safe operating area.

 $^{^{(3)}}I_{SD} \leq$ 11 A, di/dt \leq 400 A/ μ s; VDS(peak < V(BR)DSS, VDD = 400 V

 $^{^{(4)}}V_{DS} \le 480 \text{ V}$

Electrical characteristics FH13N60K

2 Electrical characteristics

(T_C = 25 °C unless otherwise specified)

Table 5: On /off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$I_D = 1$ mA, $V_{GS} = 0$ V	600			V
	Zero gate voltage	$V_{DS} = 600 \text{ V}, V_{GS} = 0 \text{ V}$			1	μΑ
IDSS	drain current	$V_{DS} = 600 \text{ V}, \text{ V}_{GS} = 0 \text{ V},$ $T_{C} = 125 \text{ °C}^{(1)}$			100	μΑ
Igss	Gate-body leakage current	V _{GS} = ± 25 V, V _{DS} = 0 V			±10	μA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}$, $I_D = 250 \mu A$	2	3	4	V
R _{DS(on)}	Static drain-source on-resistance	V _{GS} = 10 V, I _D = 5.5 A		0.35	0.38	Ω

Notes:

Table 6: Dynamic

Symbol	Parameter Test conditions		Min.	Тур.	Max.	Unit
Ciss	Input capacitance		-	580	ı	pF
Coss	Output capacitance	$V_{DS} = 100 \text{ V}, f = 1 \text{ MHz},$	-	32	ı	pF
Crss	Reverse transfer capacitance	V _{GS} = 0 V		1.1	-	pF
C _{oss eq.} (1)	Equivalent output capacitance	V _{DS} = 0 to 480 V, V _{GS} = 0 V	-	120	1	pF
R _G	Intrinsic gate resistance	f = 1 MHz open drain	-	6.6	ı	Ω
Qg	Total gate charge	$V_{DD} = 480 \text{ V}, I_D = 11 \text{ A},$	-	17	-	nC
Q _{gs}	Gate-source charge	V _{GS} = 10 V (see Figure 15: "Test circuit for gate charge	-	2.5	-	nC
Q_{gd}	Gate-drain charge	behavior")	-	9	-	nC

Notes:

Table 7: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	$V_{DD} = 300 \text{ V}, I_D = 5.5 \text{ A},$	-	11	-	ns
tr	Rise time	$R_G = 4.7 \Omega$, $V_{GS} = 10 V$ (see Figure 14: "Test circuit for	-	10	-	ns
t _{d(off)}	Turn-off delay time	resistive load switching times"	-	41	-	ns
t _f	Fall time	and Figure 19: "Switching time waveform")	-	9.5	-	ns

 $^{^{(1)}}$ Defined by design, not subject to production test.

 $^{^{(1)}}$ Coss eq. is defined as a constant equivalent capacitance giving the same charging time as Coss when VDs increases from 0 to 80% VDss.

Table 8: Source drain diode


Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current		ı		11	Α
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		1		44	Α
V _{SD} ⁽²⁾	Forward on voltage	I _{SD} = 11 A, V _{GS} = 0 V	ı		1.6	V
t _{rr}	Reverse recovery time	$I_{SD} = 11 \text{ A, di/dt} = 100 \text{ A/}\mu\text{s,}$	ı	297		ns
Qrr	Reverse recovery charge	V _{DD} = 60 V (see Figure 16: "Test circuit for inductive load	-	2.8		μC
I _{RRM}	Reverse recovery current	switching and diode recovery times")	ı	18.5		А
t _{rr}	Reverse recovery time	$I_{SD} = 11 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s},$	-	394		ns
Qrr	Reverse recovery charge	$V_{DD} = 60 \text{ V}, T_j = 150 \text{ °C}, \text{ (see}$ Figure 16: "Test circuit for		3.8		μC
I _{RRM}	Reverse recovery current	inductive load switching and diode recovery times")	-	19		Α

Notes:

⁽¹⁾Pulse width limited by safe operating area.

 $^{^{(2)}\}text{Pulsed:}$ pulse duration = 300 $\mu\text{s,}$ duty cycle 1.5%.

2.1 Electrical characteristics (curves)






Figure 4: Output characteristics

AM15712v1

(A)

Ves=7, 8, 9, 10V

10

12

8

4

0

0

4

8

12

16

Vbs(V)




Figure 6: Normalized V(BR)DSS vs temperature

V(BR)DSS (norm)

1.1

1.06

1.02

0.98

0.94

0.9


-50

0


50

100

TJ(°C)



FH13N60K Electrical characteristics






Figure 10: Normalized gate threshold voltage vs temperature

VGS(th)

1.1

1.0

0.9

0.8

0.7

0.6


-50


0


50

100

TJ(°C)







Test circuits FH13N60K

3 **Test circuits**




Figure 15: Test circuit for gate charge behavior 1 kΩ ⊥ 100 nF I_G= CONST 2.7 kΩ 47 kΩ

Figure 16: Test circuit for inductive load switching and diode recovery times




Figure 17: Unclamped inductive load test circuit




Figure 18: Unclamped inductive waveform





Figure 19: Switching time waveform



FH13N60K Package information

4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

4.1 TO-220FP wide creepage package information

В 57 D 7 G1 G Ε

Figure 20: TO-220FP wide creepage package outline

Table 9: TO-220FP wide creepage package mechanical data

Dim		mm	
Dim.	Min.	Тур.	Max.
А	4.60 4.70		4.80
В	2.50	2.60	2.70
D	2.49	2.59	2.69
Е	0.46		0.59
F	0.76		0.89
F1	0.96		1.25
F2	1.11		1.40
G	8.40	8.50	8.60
G1	4.15	4.25	4.35
Н	10.90	11.00	11.10
L2	15.25	15.40	15.55
L3	28.70	29.00	29.30
L4	10.00	10.20	10.40
L5	2.55	2.70	2.85
L6	16.00	16.10	16.20
L7	9.05	9.15	9.25
Dia	3.00	3.10	3.20

FH13N60K Revision history

5 Revision history

Table 10: Document revision history

Date	Revision	Changes
11-Oct-2016	1	Initial release

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved

