

**MOSFET Silicon N-Channel MOS****1. Applications**

Single-ended flyback or two-transistor forward topologies.  
PC power, PD Adaptor, LCD & PDP TV and LED lighting.

**2. Features**




Low drain-source on-resistance:  $R_{DS(ON)} = 240\text{m}\Omega$  (typ.)  
Easy to control Gate switching  
Enhancement mode:  $V_{th} = 2.8$  to  $4.2\text{ V}$

**Table 1 Key Performance Parameters**

Parameter	Value	Unit
$V_{DS} @ T_{j,max}$	700	V
$R_{DS(on),max}$	280	$\text{m}\Omega$
$Q_{g,typ}$	19.4	nC
$I_{D,pulse}$	45	A
Body diode dv/dt	50	V/ns

**3. Packaging and Internal Circuit**

Part Name	Package	Marking
ASA65R280E	TO220F	ASA65R280E
ASD65R280E	TO252	ASD65R280E
ASM65R280E	DFN8X8	ASM65R280E



Released

## 1 Maximum ratings

at  $T_j = 25^\circ\text{C}$ , unless otherwise specified

**Table 2 Maximum ratings**

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Continuous drain current <sup>1)</sup>	$I_D$		-	15	A	$T_c=25^\circ\text{C}$
Pulsed drain current <sup>2)</sup>	$I_{D,\text{pulse}}$	-	-	45	A	$T_c=25^\circ\text{C}$
Avalanche energy, single pulse	$E_{AS}$	-	-	120	mJ	$T_c=25^\circ\text{C}, VDD=50\text{V}, I_{av}=4.9\text{A}, L=10\text{mH}, RG=25\Omega$
Avalanche current, single pulse	$I_{AR}$	-	-	4.9	A	$T_c=25^\circ\text{C}, VDD=50\text{V}, L=10\text{mH}, RG=25\Omega$
MOSFET dv/dt ruggedness	dv/dt	-	-	50	V/ns	$V_{DS}=0...400\text{V}$
Gate source voltage (static)	$V_{GS}$	-20	-	20	V	static;
Gate source voltage (dynamic)	$V_{GS}$	-30	-	30	V	AC ( $f > 1 \text{ Hz}$ )
Power dissipation (TO220F)	$P_{tot}$	-	-	33	W	$T_c=25^\circ\text{C}$
Power dissipation (TO252&DFN8X8)	$P_{tot}$	-	-	126	W	$T_c=25^\circ\text{C}$
Storage temperature	$T_{stg}$	-55	-	150	$^\circ\text{C}$	
Operating junction temperature	$T_j$	-55	-	150	$^\circ\text{C}$	
Soldering Temperature Distance of 1.6mm from case for 10s	$T_L$			260	$^\circ\text{C}$	
Reverse diode dv/dt <sup>3)</sup>	dv/dt	-	-	15	V/ns	$V_{DS}=0...400\text{V}, ISD \leq 58\text{A}, T_j=25^\circ\text{C}$

<sup>1)</sup> Limited by  $T_{j,\text{max}}$ . Maximum Duty Cycle D = 0.50

<sup>2)</sup> Pulse width  $t_p$  limited by  $T_{j,\text{max}}$

<sup>3)</sup> Identical low side and high side switch with identical  $R_G$

Released

## 2 Thermal characteristics

### Thermal characteristics (T0220F)

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Thermal resistance, junction - case	$R_{thJC}$	-	-	3.8	°C/W	-
Thermal resistance, junction - ambient	$R_{thJA}$	-	-	80	°C/W	device on PCB, minimal footprint

### Thermal characteristics (TO252&DFN8X8)

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Thermal resistance, junction - case	$R_{thJC}$	-	-	0.99	°C/W	-
Thermal resistance, junction - ambient	$R_{thJA}$	-	-	62	°C/W	device on PCB, minimal footprint

Released

### 3 Electrical characteristics

at  $T_j=25^\circ\text{C}$ , unless otherwise specified

**Table 4 Static characteristics**

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Drain-source breakdown voltage	$V_{(\text{BR})\text{DSS}}$	650	-	-	V	$V_{\text{GS}}=0\text{V}, I_{\text{D}}=250\mu\text{A}$
Gate threshold voltage	$V_{(\text{GS})\text{th}}$	2.8	3.5	4.2	V	$V_{\text{DS}}=V_{\text{GS}}, I_{\text{D}}=250\mu\text{A}$
Zero gate voltage drain current	$I_{\text{DSS}}$	-	-	1	$\mu\text{A}$	$V_{\text{DS}}=650\text{V}, V_{\text{GS}}=0\text{V}, T_j=25^\circ\text{C}$
Gate-source leakage current	$I_{\text{GSS}}$	-	-	100	nA	$V_{\text{GS}}=30\text{V}, V_{\text{DS}}=0\text{V}$
Drain-source on-state resistance	$R_{\text{DS}(\text{on})}$	-	240	280	$\text{m}\Omega$	$V_{\text{GS}}=10\text{V}, I_{\text{D}}=5.5\text{A}, T_j=25^\circ\text{C}$
Gate resistance (Intrinsic)	$R_{\text{G}}$	-	4.0	-	$\Omega$	$f=1\text{MHz}$ , open drain

**Table 5 Dynamic characteristics**

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Input capacitance	$C_{\text{iss}}$	-	953.8	-	pF	$V_{\text{GS}}=0\text{V}, V_{\text{DS}}=50\text{V}, f=1\text{MHz}$
Output capacitance	$C_{\text{oss}}$	-	40.67	-	pF	$V_{\text{GS}}=0\text{V}, V_{\text{DS}}=50\text{V}, f=1\text{MHz}$
Reverse transfer capacitance	$C_{\text{rss}}$	-	1.21	-	pF	$V_{\text{GS}}=0\text{V}, V_{\text{DS}}=50, f=1\text{MHz}$
Turn-on delay time	$t_{\text{d}(\text{on})}$	-	7.7	-	ns	$V_{\text{DD}}=400\text{V}, V_{\text{GS}}=10\text{V}, I_{\text{D}}=8\text{A}, R_{\text{G}}=2\Omega$
Rise time	$t_{\text{r}}$	-	7.5	-	ns	$V_{\text{DD}}=400\text{V}, V_{\text{GS}}=10\text{V}, I_{\text{D}}=8\text{A}, R_{\text{G}}=2\Omega$
Turn-off delay time	$t_{\text{d}(\text{off})}$	-	24.44	-	ns	$V_{\text{DD}}=400\text{V}, V_{\text{GS}}=10\text{V}, I_{\text{D}}=8\text{A}, R_{\text{G}}=2\Omega$
Fall time	$t_{\text{f}}$	-	8.4	-	ns	$V_{\text{DD}}=400\text{V}, V_{\text{GS}}=10\text{V}, I_{\text{D}}=8\text{A}, R_{\text{G}}=2\Omega$

**Table 6 Gate charge characteristics**

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Gate to source charge	$Q_{\text{gs}}$	-	4.83	-	nC	$V_{\text{DD}}=400\text{V}, I_{\text{D}}=8\text{A}, V_{\text{GS}}=0 \text{ to } 10\text{V}$
Gate to drain charge	$Q_{\text{gd}}$	-	7.08	-	nC	$V_{\text{DD}}=400\text{V}, I_{\text{D}}=8\text{A}, V_{\text{GS}}=0 \text{ to } 10\text{V}$
Gate charge total	$Q_{\text{g}}$	-	19.4	-	nC	$V_{\text{DD}}=400\text{V}, I_{\text{D}}=8\text{A}, V_{\text{GS}}=0 \text{ to } 10\text{V}$
Gate plateau voltage	$V_{\text{plateau}}$	-	5.6	-	V	$V_{\text{DD}}=400\text{V}, I_{\text{D}}=8\text{A}, V_{\text{GS}}=0 \text{ to } 10\text{V}$


Released

**Table 7 Reverse diode characteristics**


Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Diode forward voltage	$V_{SD}$	-	0.73	-	V	$V_{GS}=0V$ , $I_F=1A$ , $T_j=25^\circ C$
Reverse recovery time	$t_{rr}$	-	237.7	-	ns	$V_R=400V$ , $I_F=8A$ , $dI_F/dt=100A/\mu s$
Reverse recovery charge	$Q_{rr}$	-	2.604	-	uC	$V_R=400V$ , $I_F=8A$ , $dI_F/dt=100A/\mu s$
Peak reverse recovery current	$I_{frm}$	-	23.32	-	A	$V_R=400V$ , $I_F=8A$ , $dI_F/dt=100A/\mu s$

Released

## 4 Electrical characteristics diagram




**Diagram 7: Typ. Drain-source breakdown voltage**




$V_{BR(DSS)} = f(T_J); I_D = 1\text{mA}$

**Diagram 8: Typ. Threshold voltage**




$V_{th} = f(T_J);$

**Diagram 9: Typ. Gate charge**




$V_{GS} = f(Q_{gate}); I_D = 50\text{A pulsed}; \text{parameter: } V_{DD}$

**Diagram 10: Typ. Maximum Safe Operating Area**




$I_D = f(V_{DS}); T_C = 25^\circ\text{C}; D = 0; \text{parameter tp}$

**Diagram 11: Typ. Power Dissipation**




$P_{tot} = f(T_C); \text{TO252}$

**Diagram 12: Typ. Drain Current De-rating**




$I_d = f(T_C);$

Diagram 13: Typ. Coss stored energy



$$E_{Coss} = f(V_{DS})$$

Diagram 14: Typ. Max. transient thermal impedance



$$Z_{thJC} = f(t_p); \text{ parameter: } D = t_p/T$$

Released

## 5 Test Circuits

**Table 8 Diode characteristics**

Test circuit for diode characteristics	Diode recovery waveform
 $R_{G1} = R_{G2}$	


**Table 9 Switching times**

Switching times test circuit for inductive load	Switching times waveform

**Table 10 Unclamped inductive load**

Unclamped inductive load test circuit	Unclamped inductive waveform


## 6 Package Outlines



项目	规范(mm)	
	MIN	MAX
A	9.70	10.30
B	15.50	16.10
B1	8.99	9.39
C	4.40	4.80
C1	2.15	2.55
D	2.50	2.90
E	0.70	0.90
F	0.40	0.60
G	1.12	1.42
H	3.40	3.80
L	12.6	13.6
N	2.34	2.74
Q	3.15	3.55
Φ P	3.00	3.30

Figure1: Outline PG-T0220F(HT)

Released



项目	规范(mm)	
	MIN	MAX
A	6.50	6.70
A1	5.16	5.46
B	9.77	10.17
B1	6.00	6.20
B2	2.60	3.00
B3	0.70	0.90
C	0.45	0.61
D	2.20	2.40
E	2.186	2.386
F1	0.67	0.87
F2	0.76	0.96
H	0.00	0.30
h	0.00	0.127
L	6.50	6.70
Φ P	1.10	1.30

Figure2: Outline PG-T0252(HT)

Released




Figure3: Outline PG-DFN8X8(RYX)

*Released*

**Revision History**

Revision	Date	Subjects (major changes since last revision)
1.0	2023-11-14	Preliminary version
1.1	2023-12-25	Added package DFN8X8

*Released*