

FEATURES

- 芯片钳位电压: 5V (典型)
- 静态工作电流: 190 μ A (典型)
- 电磁干扰 (EMC) 防护能力:
 - $\geq 10V/m$ (无外部滤波)
 - $\geq 18V/m$ (有外部滤波)
- 高输入灵敏度: $V_I = 4.95mV$ (典型)
- 适用于检测 A 型和 AC 型漏电信号
- 输出驱动:
 - SCR 驱动电流: $>400\mu A @ 0.8V$ (典型)
- 不能跳闸时, OS 输出 4 个 30ms: 100ms 占空比的脉冲驱动信号
- 各种类型的漏电信号的跳闸一致性好
- 符合国标 GB16916, GB16917 和 GB14048 标准
- 宽的温度范围 ($T_a = -40 \sim +125^\circ C$)
- 8-lead SOP (平替 FM2147)

APPLICATIONS

- 塑壳式断路器
- 高速漏电保护装置
- 防漏电插座
- 带有漏电保护的小家电

GENERAL DESCRIPTION

SS54123E 具有低功耗和极佳高频漏电流抑制特性的高可靠 A 型和 AC 型漏电保护器专用芯片, 完全替代 FM2147 芯片, 用于检测火线和零线上的漏电信号。当有漏电信号产生时, 零电流互感器(ZCT)检测到电信号, 漏电信号可以是直流、AC 型和 A 型(包括 0° 、 90° 和 135° 漏电信号), 漏电信号经过差动放大器放大, 并经过精密整流后, 获得完整的正负半波的波形。当漏电流的 RMS 值大于规定的额定电流(RMS)阈值时, 芯片输出引脚快速输出高电平信号驱动外部可控硅, 使电网与用户端断开连接, 从而实现漏电保护; 当断路器不能正常跳闸时, 内部数字处理器将输出占空比为 30ms:100ms 的脉冲控制信号, 从而保证断路器彻底关断, 有效地保护触电危险。

本芯片可稳定通过 GB14048 中 10V/m 电磁干扰、5KHz/100KHz EFT 群脉冲、雷击浪涌、周波跌落、工频磁场等可靠性实验。

TYPICAL APPLICATION CIRCUIT




Figure 1. Typical Application Circuit

Rev. A

Information furnished by Sinasilicon is believed to be accurate and reliable. However, no responsibility is assumed by Sinasilicon for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Sinasilicon. Trademarks and registered trademarks are the property of their respective owners.

No.67, Keji 2Road, High-Tech District, Xi'an, Shaanxi 710077, China.
Tel:(029)8450-8685

www.sinasilicon.com

©2023 Sinasilicon, Inc. All rights reserved.

SPECIFICATIONS

T_A = 25°C, unless otherwise noted.

Table 1.

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
电源端稳压电压	V _S	钳位二极管电压	4.7	5	5.3	V
供电电流 (功耗 1)	I _{S1}	V _S = 5V; 常温	150	190	230	μA
供电电流 (功耗 2)	I _{S2}	V _S = 5V; 全温区	125		280	μA
OS 输出驱动电流 1	I _{OS1}	OS = 0.8V; IN1 – IN2 = 30mV; 常温	400	500	600	μA
OS 输出驱动电流 2	I _{OS2}	OS = 0.8V; IN1 – IN2 = 30mV; 全温区	340		700	μA
OS 输出驱动电压	V _{OS}	V _S = 5V			V _S	V
漏电动作电压 (比较阈值)	V _T	IN1 – IN2 ; C _{OA} = 100nF; T _a = 25°C	4.75	4.95	5.25	mV
漏电比较电压	V _{REFSC}			1.5		V
DLY 上拉电流	I _{DLY_U}	IN1 – IN2 = 30mV	54	60	66	μA
DLY 下拉电流	I _{DLY_D}	IN1 – IN2 = 0mV	5.4	6	6.6	μA
漏电信号锁存时间	T _{ON}	IN1 – IN2 = 30mV	28			ms
OS 脉冲个数		V _S = 5V; IN1 – IN2 = 30mV			4	

* 遵守国标 GB16916 标准要求




Figure 2. I_S Curve In -40°C~125°C




Figure 3. I_{OS} Curve In -40°C~125°C

ABSOLUTE MAXIMUM RATINGS

Table 2.

Parameter	Rating
I _{SMAX}	8mA
VS to GND	-0.3V to +7.2V
OS to GND	-0.3V to +6V
Input Voltage to GND	-0.3V to +6V
Output Voltage to GND	-0.3V to +6V
Storage Temperature Range	- 65°C to +150°C
Operating Junction Temperature Range	- 40°C to +125°C
Operating Ambient Temperature Range	- 40°C to +85°C
Soldering Conditions	JEDEC J-STD-020

注意, 超出上述绝对最大额定值可能会导致器件永久性损坏。这只是额定应力值, 不涉及器件在这些或任何其他条件下超出本技术规格指标的功能性操作。长期在绝对最大额定值条件下工作会影响器件的可靠性。

THERMAL DATA

绝对最大额定值仅适合单独应用, 但不适合组合使用。结温高于限制值时, 会损坏芯片。监控环境温度并不能保证 T_J 不会超出额定温度限值。在功耗高、热阻差的应用中, 可能必须降低最大环境温度。

在功耗适中、PCB 热阻较低的应用中, 只要结温处于额定限值以内, 最大环境温度可以超过最大限值。器件的结温 (T_J) 取决于环境温度 (T_A)、器件的功耗 (P_D) 和封装的结到环境热阻 (θ_{JA})。

最高结温 (T_J) 由环境温度 (T_A) 和功耗 (P_D) 通过下式计算:

$$T_J = T_A + (P_D \times \theta_{JA})$$

封装的结到环境热阻 (θ_{JA}) 基于使用 4 层板的建模和计算方法, 主要取决于应用和板布局。在功耗较高的应用中, 需

要特别注意热板设计。θ_{JA} 的值可能随 PCB 材料、布局和环境条件不同而异。θ_{JA} 的额定值基于 4" × 3" 的 4 层电路板。有关板结构的详细信息, 请参考 JESD 51-7 和 JESD 51-9。

Ψ_{JB} 是结到板热特性参数, 单位为 °C/W。封装的 Ψ_{JB} 基于使用 4 层板的建模和计算方法。JESD51-12——“报告和使用电子封装热信息指南”中声明, 热特性参数和热阻不是一回事。Ψ_{JB} 衡量沿多条热路径流动的器件功率, 而 θ_{JB} 只涉及一条路径。因此, Ψ_{JB} 热路径包括来自封装顶部的对流和封装的辐射, 这些因素使得 Ψ_{JB} 在现实应用中更有用。最高结温 (T_J) 由板温度 (T_B) 和功耗 (P_D) 通过下式计算:

$$T_J = T_B + (P_D \times \Psi_{JB})$$

有关 Ψ_{JB} 的详细信息, 请参考 JESD51-8 和 JESD51-12。


THERMAL RESISTANCE

θ_{JA} 和 Ψ_{JB} 针对最差条件, 即器件焊接在电路板上以实现表贴封装。

Table 3. Thermal Resistance

Package Type	θ _{JA}	θ _{JC}	Unit
8-Lead SOP	96	55	°C/W

ESD CAUTION

	<p>ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.</p>
--	---

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 4. Pin Configuration

Table 4. Pin Function Descriptions

Pin No.	Mnemonic	Description
1	NC	悬空
2	IN1	运放同相输入管脚
3	IN2	运放反相输入管脚
4	GND	芯片地
5	OS	可控硅触发输出管脚
6	DLY	触发延时可调输出管脚
7	OA	放大器滤波输出管脚
8	VS	电源管脚

THEORY OF OPERATION

SS54123E 是一款高性能、高可靠 A 型漏电保护器专用芯片，平替FM2147芯片，用于检测火线和零线上的漏电信号。采用小于 5V 电源供电，最小 SCR 驱动电流 400 μ A。在无驱动时静态电流典型值低至 190 μ A，因此 SS54123E 可使用小功率分流电阻，降低了系统成本。

SS54123E 内部包含稳压电路、基准电路、差分放大电路、精密整流器、比较电路、延迟控制电路，过压保护，过温保护、振荡器、上电复位和可控硅驱动器等。通过连接外部零序电流互感器（ZCT）和高压微功率可控硅进行工作。

当有漏电信号产生时，零电流互感器(ZCT)检测到电信号，漏电信号可以是直流、AC 型和 A 型（包括 0°、90° 和 135° 漏电信号），漏电信号经过差分放大器放大，并经过精密整流后，获得完整的正负半波的波形。当漏电流的 RMS 值大于规定的额定电流(RMS)阈值时，芯片输出引脚快速输出高电平信号驱动外部可控硅，使电网与用户端断开连接，从而实现漏电保护；当断路器不能正常跳闸时，内部数字处理器将输出占空比为 30ms:100ms 的脉冲控制信号，从而保证断路器彻底关断，有效地保护触电危险。




Figure 5. SS54123E Block Diagram

电路应用图:





Figure 6. SS54123E 典型应用电路

TYPICAL PERFORMANCE CHARACTERISTICS


Unless otherwise specified, TA = 25°C

AC Residual Current 18mA




CH1: OA(PIN7),1V/div
CH2: DLY (PIN6),2V/div
CH3: OS(PIN5),1V/div
CH4: LC,50mA/div

AC Residual Current 18mA




CH1: OA(PIN7),1V/div
CH2: DLY (PIN6),2V/div
CH3: OS(PIN5),1V/div
CH4: CT,2V/div

AC Residual Current Test (Whole)




CH1: OA(PIN7),1V/div
CH2: DLY (PIN6),2V/div
CH3: OS(PIN5),1V/div
CH4: LC,50mA/div
Leakage Current:21.35mA Time=2.77s

AC Residual Current Test (Part)




CH1: OA(PIN7),1V/div
CH2: DLY (PIN6),2V/div
CH3: OS(PIN5),1V/div
CH4: LC,50mA/div
Leakage Current:21.37mA Time=2.81s

AC Release Time Test Residual Current 30mA(Whole)




CH1: OA(PIN7),1V/div
CH2: DLY (PIN6),2V/div
CH3: OS(PIN5),1V/div
CH4: LC,50mA/div
Release Time:20.9ms

AC Release Time Test Residual Current 30mA(Part)




CH1: OA(PIN7),1V/div
CH2: DLY (PIN6),2V/div
CH3: OS(PIN5),1V/div
CH4: LC,50mA/div
Release Time:16.7ms

AC Release Time Test Residual Current 250mA(Whole)




CH1: OA(PIN7),2.5V/div
 CH2: DLY (PIN6),3V/div
 CH3: OS(PIN5),1V/div
 CH4: LC,400mA/div
 Release Time:21.7ms

AC Release Time Test Residual Current 250mA(Part)




CH1: OA(PIN7),2.5V/div
 CH2: DLY (PIN6),3V/div
 CH3: OS(PIN5),1V/div
 CH4: LC,400mA/div
 Release Time:9.0ms

AC 断开可控硅 Release Current 30mA(Whole)




CH1: OA(PIN7),2V/div
 CH2: DLY (PIN6),5V/div
 CH3: OS(PIN5),0.5V/div
 CH4: LC,50mA/div

AC 断开可控硅 Release Current 30mA(Part)




CH1: OA(PIN7),2V/div
 CH2: DLY (PIN6),5V/div
 CH3: OS(PIN5),0.5V/div
 CH4: LC,50mA/div

AC 断开可控硅 Release Current 250mA(Whole)




CH1: OA(PIN7),5V/div
 CH2: DLY (PIN6),5V/div
 CH3: OS(PIN5),0.5V/div
 CH4: LC,500mA/div

AC 断开可控硅 Release Current 250mA(Part)




CH1: OA(PIN7),5V/div
 CH2: DLY (PIN6),5V/div
 CH3: OS(PIN5),0.5V/div
 CH4: LC,500mA/div

A0 Residual Current Test(Whole)




CH1: OA(PIN7),1V/div CH2: DLY (PIN6),1V/div
 CH3: OS(PIN5),1V/div CH4: LC,50mA/div
 Leakage Current:23.65mA Time=2.21s

A0 Residual Current Test(Part)




CH1: OA(PIN7),2.5V/div CH2: DLY (PIN6),3V/div
 CH3: OS(PIN5),1V/div CH4: LC,50mA/div
 Leakage Current:23.35mA Time=2.21s

A0 Release Time Test Residual Current 42mA(Whole)




CH1: OA(PIN7),2V/div CH2: DLY (PIN6),1V/div
 CH3: OS(PIN5),1V/div CH4: LC,50mA/div Release
 Time:11.6ms

A0 Release Time Test Residual Current 42mA(Part)




CH1: OA(PIN7),2V/div CH2: DLY (PIN6),1V/div
 CH3: OS(PIN5),1V/div CH4: LC,50mA/div
 Release Time:10.5ms

A0 Release Time Test Residual Current 350mA(Whole)




CH1: OA(PIN7),5V/div CH2: DLY (PIN6),2V/div
 CH3: OS(PIN5),1V/div CH4: LC,500mA/div
 Release Time:24.2ms

A0 Release Time Test Residual Current 350mA(Part)




CH1: OA(PIN7),5V/div CH2: DLY (PIN6),2V/div
 CH3: OS(PIN5),1V/div CH4: LC,500mA/div
 Release Time:11.4ms

A0 断开可控硅 Release Current 42mA(Whole)




CH1: OA(PIN7),2V/div
CH2: DLY (PIN6),5V/div
CH3: OS(PIN5),0.5V/div
CH4: LC,50mA/div

A0 断开可控硅 Release Current 42mA(Part)




CH1: OA(PIN7),2V/div
CH2: DLY (PIN6),5V/div
CH3: OS(PIN5),0.5V/div
CH4: LC,50mA/div

A0 断开可控硅 Release Current 350mA(Whole)




CH1: OA(PIN7),5V/div
CH2: DLY (PIN6),5V/div
CH3: OS(PIN5),0.5V/div
CH4: LC,500mA/div

A0 断开可控硅 Release Current 350mA(Part)




CH1: OA(PIN7),5V/div
CH2: DLY (PIN6),5V/div
CH3: OS(PIN5),0.5V/div
CH4: LC,500mA/div

A90 Residual Current Test(Whole)




CH1: OA(PIN7),1.5V/div
CH2: DLY (PIN6),1V/div
CH3: OS(PIN5),1V/div
CH4: LC,50mA/div
Leakage Current:19.57mA Time=1.87s

A90 Residual Current Test(Part)




CH1: OA(PIN7),1.5V/div
CH2: DLY (PIN6),1V/div
CH3: OS(PIN5),1V/div
CH4: LC,50mA/div
Leakage Current:19.67mA Time=1.87s

A90 Release Time Test Residual Current 42mA(Whole)




CH1: OA(PIN7),3V/div CH2: DLY (PIN6),2V/div
 CH3: OS(PIN5),1V/div CH4: LC,100mA/div
 Release Time:26.4ms

A90 Release Time Test Residual Current 42mA(Part)




CH1: OA(PIN7),3V/div CH2: DLY (PIN6),2V/div
 CH3: OS(PIN5),1V/div CH4: LC,100mA/div
 Release Time:26.4ms

A90 Release Time Test Residual Current 350mA(Whole)




CH1: OA(PIN7),3V/div CH2: DLY (PIN6),2V/div
 CH3: OS(PIN5),1V/div CH4: LC,500mA/div
 Release Time:8.6ms

A90 Release Time Test Residual Current 350mA(Whole)




CH1: OA(PIN7),3V/div CH2: DLY (PIN6),2V/div
 CH3: OS(PIN5),1V/div CH4: LC,500mA/div
 Release Time:8.7ms

A90 断开可控硅 Release Current 42mA(Whole)




CH1: OA(PIN7),2V/div CH2: DLY (PIN6),5V/div
 CH3: OS(PIN5),0.5V/div CH4: LC,100mA/div

A90 断开可控硅 Release Current 42mA(Part)




CH1: OA(PIN7),2V/div CH2: DLY (PIN6),5V/div
 CH3: OS(PIN5),0.5V/div CH4: LC,100mA/div

A90 断开可控硅 Release Current 350mA(Whole)




CH1: OA(PIN7),5V/div
CH2: DLY (PIN6),5V/div
CH3: OS(PIN5),0.5V/div
CH4: LC,500mA/div

A90 断开可控硅 Release Current 350mA(Part)




CH1: OA(PIN7),5V/div
CH2: DLY (PIN6),5V/div
CH3: OS(PIN5),0.5V/div
CH4: LC,500mA/div

A135 Residual Current Test(Whole)




CH1: OA(PIN7),2V/div
CH2: DLY (PIN6),2V/div
CH3: OS(PIN5),1V/div
CH4: LC,100mA/div
Leakage Current:20.41mA Time=1.96s

A135 Residual Current Test(Part)




CH1: OA(PIN7),2V/div
CH2: DLY (PIN6),2V/div
CH3: OS(PIN5),1V/div
CH4: LC,100mA/div
Leakage Current:20.52mA Time=1.98s

A135 Release Time Test Residual Current 42mA(Whole)




CH1: OA(PIN7),2V/div
CH2: DLY (PIN6),2V/div
CH3: OS(PIN5),1V/div
CH4: LC,100mA/div
Release Time:25.7 ms

A135 Release Time Test Residual Current 42mA(Part)




CH1: OA(PIN7),2V/div
CH2: DLY (PIN6),2V/div
CH3: OS(PIN5),1V/div
CH4: LC,100mA/div
Release Time:25.7 ms

A135 Release Time Test Residual Current 350mA(Whole)




CH1: OA(PIN7),3V/div
CH2: DLY (PIN6),2V/div
CH3: OS(PIN5),1V/div
CH4: LC,1A/div
Release Time:24 ms

A135 Release Time Test Residual Current 350mA(Whole)




CH1: OA(PIN7),3V/div
CH2: DLY (PIN6),2V/div
CH3: OS(PIN5),1V/div
CH4: LC,1A/div
Release Time:24 ms

A135 断开可控硅 Release Current 42mA(Whole)




CH1: OA(PIN7),2V/div
CH2: DLY (PIN6),5V/div
CH3: OS(PIN5),0.5V/div
CH4: LC,100mA/div

A135 断开可控硅 Release Current 42mA(Part)




CH1: OA(PIN7),2V/div
CH2: DLY (PIN6),5V/div
CH3: OS(PIN5),0.5V/div
CH4: LC,100mA/div

A135 断开可控硅 Release Current 350mA(Whole)



CH1: OA(PIN7),5V/div
CH2: DLY (PIN6),5V/div
CH3: OS(PIN5),0.5V/div
CH4: LC,1A/div




A135 断开可控硅 Release Current 350mA(Part)



CH1: OA(PIN7),5V/div
CH2: DLY (PIN6),5V/div
CH3: OS(PIN5),0.5V/div
CH4: LC,1A/div

Note1 : 断开可控硅测试是指断开供电与可控硅之间连接通路

OUTLINE DIMENSIONS



COMMON DIMENSIONS
(UNITS OF MEASURE=MILLIMETER)


SYMBOL	MIN	NOM	MAX
A	1.35	1.55	1.75
A1	0.10	0.15	0.25
A2	1.25	1.40	1.65
A3	0.50	0.60	0.70
b	0.38	-	0.51
b1	0.37	0.42	0.47
c	0.17	-	0.25
c1	0.17	0.20	0.23
D	4.80	4.90	5.00
E	5.80	6.00	6.20
E1	3.80	3.90	4.00
e	1.27BSC		
L	0.45	0.60	0.80
L1	1.04REF		
L2	0.25BSC		
R	0.07	-	-
R1	0.07	-	-
h	0.30	0.40	0.50
θ	0°	-	8°
θ1	15°	17°	19°
θ2	11°	13°	15°
θ3	15°	17°	19°
θ4	11°	13°	15°

NOTES:
ALL DIMENSIONS MEET JEDEC STANDARD MS-012 AA
DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.

Figure 7. 8-Lead Small Outline Package [SOP]
Dimensions show IN2 millimeters

ORDERING GUIDE

型号	封装形式	温度范围	MK code	包装方式	卷盘尺寸
SS54123E	SOP8	-40°C to +125 °C	SS54123E G4PPDA AAAAYMLLL	3000/盘	13 寸卷盘



- 1、SI =Logo;
- 2、• =Pin1;
- 3、XXXXXX =Device name ;
- 4、RR =Product version;
- 5、FFFF =Function;
- 6、AAAA =Company Encode;
- 7、YM =Year&Month;
- 8、LLL =Trace No.

注： 本公司保留不预先通知而修改此文件 的权利

版本更新

版本号	发布日期	页数	章节或图表	更改说明
1.0	2024.3	14		首次发布
1.1	2024.6	14	Table1、Figure2、Figure3	更新图表参数

