Silicon Carbide MOSFET N-Channel Enhancement Mode


#### Features

- G3R<sup>™</sup> SiC MOSFET Technology
- Superior Q<sub>G</sub> x R<sub>DS(ON)</sub> Figure of Merit
- Low Capacitances and Low Gate Charge
- Normally-Off Stable Operation up to 175°C
- Fast and Reliable Body Diode
- High Avalanche and Short Circuit Ruggedness
- Low Conduction Losses at High Temperatures
- Optimized Package with Separate Driver Source Pin

#### Advantages

- Increased Power Density for Compact System
- High Frequency Switching
- Reduced Losses for Higher System Efficiency
- Minimized Gate Ringing
- Improved Thermal Capabilities
- High Cost-Performance Index
- Ease of Paralleing without Thermal Runaway
- Simple to Drive

Package



#### Applications

- Solar Inverters
- UPS
- High Voltage DC-DC Converters
- Switched Mode Power Supplies
- Auxiliary Motor Drives
- High Frequency Converters

#### Absolute Maximum Ratings (At T<sub>c</sub> = 25°C Unless Otherwise Stated)

		•			
Parameter	Symbol	Conditions	Values	Unit	Note
Drain-Source Voltage	V <sub>DS(max)</sub>	$V_{GS}$ = 0 V, $I_{D}$ = 100 µs	1200	٧	
Gate-Source Voltage (Dynamic)	V <sub>GS(max)</sub>		-10 / +25	V	
Gate-Source Voltage (Static)	V <sub>GS(op)</sub>	Recommended Operation	-5 / +20	V	
Continuous Forward Current	1-	T <sub>C</sub> = 100°C, V <sub>GS</sub> = 20 V 12	٨	 Eig 15	
	ID	T <sub>C</sub> = 135°C, V <sub>GS</sub> = 20 V	9	A	Fig. 15
Pulsed Drain Current	ID(pulse)	t⊵ ≤ 10µs, D ≤ 1%, Note 1	40	Α	Fig. 14
Power Dissipation	PD	T <sub>c</sub> = 25°C	69	W	Fig. 16
Operating and Storage Temperature	Tj , Tstg		-55 to 175	°C	

### Thermal/Package Characteristics

Daramatar	Symbol	Conditions		Values		Unit	Note
Parameter	Symbol	Conultions	Min.	Тур.	Max.	Unit	
Thermal Resistance, Junction - Case	RthJC			2.19		°C/W	Fig. 13
Weight	WT			1.45		g	

Note 1: Pulse Width t<sub>P</sub> Limited by T<sub>i(max)</sub>



VDS =	1200 V
RDS(ON)(Typ.) =	160 mΩ
D (Tc = 100°C) =	12 A




### Electrical Characteristics (At T<sub>c</sub> = 25°C Unless Otherwise Stated)

Devenester	Cumhal	Oanditiona	Values			11	Nete
Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit	Note
Drain-Source Breakdown Voltage	V <sub>DSS</sub>	$V_{GS}$ = 0 V, I <sub>D</sub> = 100 µA	1200			V	
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = 1200 V, V <sub>GS</sub> = 0 V		1		μA	
Gate Source Leakage Current	I <sub>GSS</sub>	V <sub>DS</sub> = 0 V, V <sub>GS</sub> = 25 V V <sub>DS</sub> = 0 V, V <sub>GS</sub> = -10 V			100 -100	nA	
Gate Threshold Voltage	$V_{GS(th)}$	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 5.0 mA V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 5.0 mA, T <sub>j</sub> = 175°C	2.3	3.0 2.1	4.0	۷	Fig. 9
Transconductance	<b>g</b> fs	V <sub>DS</sub> = 10 V, I <sub>D</sub> = 10 A V <sub>DS</sub> = 10 V, I <sub>D</sub> = 10 A, T <sub>j</sub> = 175°C		4.2 4.0		S	Fig. 4
Drain-Source On-State Resistance	Rds(on)	V <sub>GS</sub> = 20 V, I <sub>D</sub> = 10 A V <sub>GS</sub> = 20 V, I <sub>D</sub> = 10 A, T <sub>j</sub> = 175°C		160 248	192	mΩ	Fig. 5-8
Input Capacitance	Ciss		•	493			
Output Capacitance	Coss			35		рF	Fig. 11
Reverse Transfer Capacitance	Crss	<ul> <li>V<sub>DS</sub> = 800 V, V<sub>GS</sub> = 0 V</li> <li>f = 1 MHz, V<sub>AC</sub> = 25mV</li> </ul>		3.1			
Coss Stored Energy	Eoss	= 1 = 1 witz, v <sub>AC</sub> = 20mv		21		μJ	Fig. 12
Coss Stored Charge	Qoss	_		43		nC	
Gate-Source Charge	Qgs	V <sub>DS</sub> = 800 V, V <sub>GS</sub> = -5 / +20 V		5			
Gate-Drain Charge	Q <sub>gd</sub>	I <sub>D</sub> = 10 A		9		nC	Fig. 10
Total Gate Charge	Qg	Per IEC607478-4		25			
Internal Gate Resistance	R <sub>G</sub> (int)	f = 1 MHz, V <sub>AC</sub> = 25 mV		2.0		Ω	

### Reverse Diode Characteristics


Parameter	Symbol	l Conditions <u>Values</u> Min. Typ. Max		— Unit	Note		
Parameter	Symbol		Min.	Тур.	Max.	Unit	Note
Diode Forward Voltage	$V_{\text{SD}}$	$V_{GS}$ = -5 V, $I_{SD}$ = 5 A		4.5		V	Fig.
		V <sub>GS</sub> = -5 V, I <sub>SD</sub> = 5 A, T <sub>j</sub> = 175°C		4.0		v	17-18
Continuous Diode Forward Current	ls	V <sub>GS</sub> = -5 V, T <sub>c</sub> = 100°C		6		Α	
Diode Pulse Current	I <sub>S(pulse)</sub>	V <sub>GS</sub> = -5 V, Note 1		40		Α	






Apr. 20 Rev 1.0











Apr. 20 Rev 1.0





Apr. 20 Rev 1.0








### Package Dimensions

### TO-263-7 Package Outline



#### NOTE

- 1. CONTROLLED DEIMENSION IS INCH. DIMENSION IN BRACKET IS MILLIMETER.
- 2. DIMENSIONS DO NOT INCLUDE END FLASH, MOLD FLASH, MATERIAL PROTRUSIONS.



#### **RoHS Compliance**

The levels of RoHS restricted materials in this product are below the maximum concentration values (also referred to as the threshold limits) permitted for such substances, or are used in an exempted application, in accordance with EU Directive 2011/65/EC (RoHS 2), as adopted by EU member states on January 2, 2013 and amended on March 31, 2015 by EU Directive 2015/863. RoHS Declarations for this product can be obtained from your GeneSiC representative.

#### **REACH** Compliance

REACH substances of high concern (SVHCs) information is available for this product. Since the European Chemical Agency (ECHA) has published notice of their intent to frequently revise the SVHC listing for the foreseeable future, please contact a GeneSiC representative to insure you get the most up-to-date REACH SVHC Declaration. REACH banned substance information (REACH Article 67) is also available upon request.

This product has not been designed or tested for use in, and is not intended for use in, applications implanted into the human body nor in applications in which failure of the product could lead to death, personal injury or property damage, including but not limited to equipment used in the operation of nuclear facilities, life-support machines, cardiac defibrillators or similar emergency medical equipment, aircraft navigation or communication or control systems, or air traffic control systems.

GeneSiC disclaims all and any warranty and liability arising out of use or application of any product. No license, express or implied to any intellectual property rights is granted by this document.

#### **Related Links**

SPICE Models:	https://www.genesicsemi.com/sic-mosfet/G3R160MT12J/G3R160MT12J_SPICE.zip
PLECS Models:	https://www.genesicsemi.com/sic-mosfet/G3R160MT12J/G3R160MT12J_PLECS.zip
• CAD Models:	https://www.genesicsemi.com/sic-mosfet/G3R160MT12J/G3R160MT12J_3D.zip
• Gate Driver Reference:	https://www.genesicsemi.com/technical-support
<ul> <li>Evaluation Boards:</li> </ul>	https://www.genesicsemi.com/technical-support
<ul> <li>Reliability:</li> </ul>	https://www.genesicsemi.com/reliability
<ul> <li>Compliance:</li> </ul>	https://www.genesicsemi.com/compliance
Quality Manual:	https://www.genesicsemi.com/quality

### www.genesicsemi.com/sic-mosfet/





Apr. 20 Rev 1.0 Copyright© 20 GeneSiC Semiconductor Inc. All Rights Reserved. The information in this document is subject to change without notice. Published by GeneSiC Semiconductor, Inc. 43670 Trade Center Place Suite 155, Dulles, VA 20166; USA Page 8 of 8