

DESCRIPTION

The JSM4430 is the N-Channel logic enhancement mode power field effect transistor is produced using high cell density advanced trench technology..

This high density process is especially tailored to minimize on-state resistance.

This device is suitable for use as a load switch or in PWM and gate charge for most of the synchronous buck converter applications




FEATURE

- ◆ 30V/20A, $R_{DS(ON)}=4.5m\Omega(typ.)@V_{GS}=10V$
- ◆ 30V/15A, $R_{DS(ON)}=6m\Omega(typ.)@V_{GS}=4.5V$
- ◆ Super high design for extremely low $R_{DS(ON)}$
- ◆ Exceptional on-resistance and Maximum DC current capability
- ◆ Full RoHS compliance
- ◆ SOP8 package design

APPLICATIONS

- ◆ High Frequency Point-of-Load Synchronous
- ◆ Newworking DC-DC Power System
- ◆ Load Switch

PIN CONFIGURATION



ABSOLUTE MAXIMUM RATINGS ($T_A = 25^{\circ}C$ Unless otherwise noted)

Symbol	Parameter		Typical	Unit
V _{DSS}	Drain-Source Voltage		30	V
V _{GSS}	Gate-Source Voltage		±20	V
I _D	Continuous Drain Current (T _A =25°C)	V _{GS} =10V	20	A
	Continuous Drain Current (T _A =70°C)		17	A
I _{DM}	Pulsed Drain Current		80	A
I _S	Continuous Source Current (Diode Conduction)		4.0	A
P _D	Power Dissipation	T _A =25°C	3.0	W
		T _A =70°C	2.1	
T _J	Operation Junction Temperature		150	°C
T _{STG}	Storage Temperature Range		-55~+150	°C
R _{θJA}	Thermal Resistance Junction to Ambient		85	°C/W

Note: Absolute maximum ratings are those values beyond which the device could be permanently damaged. Absolute maximum ratings are stress rating only and functional device operation is not implied

ELECTRICAL CHARACTERISTICS ($T_A=25^\circ\text{C}$ Unless otherwise noted)

Symbol	Parameter	Condition	Min	Typ	Max	Unit
Static Parameters						
V _{(BR)DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =250uA	30			V
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =250uA	1.0	1.8	3.0	V
I _{GSS}	Gate Leakage Current	V _{DS} =0V, V _{GS} =±20V			±100	nA
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =24V, V _{GS} =0			1	uA
		V _{DS} =24V, V _{GS} =0 T _J =55℃			5	
R _{DS(ON)}	Drain-Source On-Resistance	V _{GS} =10V, I _D =20A		4.5	6	mΩ
		V _{GS} =4.5V, I _D =15A		6	10	
Source-Drain Diode						
V _{SD}	Diode Forward Voltage	I _S =1.0A, V _{GS} =0V		0.76	1.0	V
Dynamic Parameters						
Q _g	Total Gate Charge	V _{DS} =15V V _{GS} =4.5V I _D =20A		28.5	37	nC
Q _{gs}	Gate-Source Charge			8.1	10.5	
Q _{gd}	Gate-Drain Charge			12	15.6	
C _{iss}	Input Capacitance	V _{DS} =15V V _{GS} =0V f=1MHz		1724		pF
C _{oss}	Output Capacitance			456		
C _{rss}	Reverse Transfer Capacitance			329		
T _{d(on)}	Turn-On Time	V _{DS} =15V I _D =20A		19	38	nS
T _r				9.44	18.88	
T _{d(off)}	Turn-Off Time	V _{GEN} =10V R _G =3Ω		58.84	117.68	
T _f				8.68	117.36	

Note: 1. Pulse test: pulse width $\leq 300\mu s$, duty cycle $\leq 2\%$

2. Static parameters are based on package level with recommended wire bonding

■ **TYPICAL CHARACTERISTICS** (25°C Unless Note)




Fig 1: On-Region Characteristics




Figure 2: Transfer Characteristics




Figure 3: On-Resistance vs. Drain Current and Gate Voltage




Figure 4: On-Resistance vs. Junction Temperature




Figure 5: On-Resistance vs. Gate-Source Voltage






Figure 6: Body-Diode Characteristics

■ **TYPICAL CHARACTERISTICS** (continuous)




Package Information

SOP-8



SYMBOL	SOP-8			
	MILLIMETERS		INCHES	
	MIN.	MAX.	MIN.	MAX.
A	-	1.75	-	0.069
A1	0.10	0.25	0.004	0.010
A2	1.25	-	0.049	-
b	0.31	0.51	0.012	0.020
c	0.17	0.25	0.007	0.010
D	4.80	5.00	0.189	0.197
E	5.80	6.20	0.228	0.244
E1	3.80	4.00	0.150	0.157
e	1.27 BSC		0.050 BSC	
h	0.25	0.50	0.010	0.020
L	0.40	1.27	0.016	0.050
θ	0°	8°	0°	8°

RECOMMENDED LAND PATTERN



Note: 1. Follow JEDEC MS-012 AA.

2. Dimension "D" does not include mold flash, protrusions or gate burrs.
Mold flash, protrusion or gate burrs shall not exceed 6 mil per side.

3. Dimension "E" does not include inter-lead flash or protrusions.
Inter-lead flash and protrusions shall not exceed 10 mil per side.