

# 64Gb QDP LPDDR4X SDRAM

200FBGA, 10x15

128Mb x32DQ x8banks x2channels

This document and all information provided herein (collectively, "Information") is provided on an "AS-IS" basis and remains the sole and exclusive property of Samsung Electronics. You must keep all Information in strict confidence and trust, and must not, directly or indirectly, in any way, disclose, make accessible, post on the internet, reveal, report, publish, disseminate or transfer any Information to any third party. You must not reproduce or copy Information, without first obtaining express written permission from Samsung Electronics. You must not use, or allow use of, any Information in any manner whatsoever, except to internally evaluate the Information. You must restrict access to Information to those of your employees who have a bonafide need-to-know for such purpose and are bound by obligations at least as restrictive as this clause. In order to receive Information, you must agree to the foregoing and to indemnify Samsung for any failure to strictly comply therewith. If you do not agree, please do not accept any receipt of Information.

gary.pang@avp-electronics.com

## Datasheet

SAMSUNG ELECTRONICS RESERVES THE RIGHT TO CHANGE PRODUCTS, INFORMATION AND SPECIFICATIONS WITHOUT NOTICE.

Products and specifications discussed herein are for reference purposes only. All information discussed herein is provided on an "AS IS" basis, without warranties of any kind.

This document and all information discussed herein remain the sole and exclusive property of Samsung Electronics. No license of any patent, copyright, mask work, trademark or any other intellectual property right is granted by one party to the other party under this document, by implication, estoppel or otherwise.

Samsung products are not intended for use in life support, critical care, medical, safety equipment, or similar applications where product failure could result in loss of life or personal or physical harm, or any military or defense application, or any governmental procurement to which special terms or provisions may apply.

For updates or additional information about Samsung products, contact your nearest Samsung office.

All brand names, trademarks and registered trademarks belong to their respective owners.

© 2022 Samsung Electronics Co., Ltd. All rights reserved.

## Revision History

| <u>Revision No.</u> | <u>History</u>                                                                       | <u>Draft Date</u> | <u>Remark</u> | <u>Editor</u> |
|---------------------|--------------------------------------------------------------------------------------|-------------------|---------------|---------------|
| 0.0                 | - First version for target specification.                                            | Jun 24th, 2021    | Target        | J.Y.Bae       |
| 0.5                 | - Preliminary datasheet.<br>- Correct typo.<br>- Change a MR24 from TRR mode to RFU. | Sep 1'st, 2021    | Preliminary   | J.Y.Bae       |
| 1.0                 | - Final datasheet.                                                                   | Apr 20th, 2022    | Final         | J.Y.Bae       |

SAMSUNG  
gary.pang@avp-electronics.com

## Table Of Contents

### 64Gb QDP LPDDR4X SDRAM

|                                                                |    |
|----------------------------------------------------------------|----|
| 1.0 COMPARISON BETWEEN LPDDR3, LPDDR4 AND LPDDR4X              | 5  |
| 2.0 KEY FEATURE                                                | 7  |
| 3.0 ORDERING INFORMATION                                       | 8  |
| 4.0 PACKAGE DIMENSION & PIN DESCRIPTION                        | 9  |
| 4.1 LPDDR4X SDRAM Package Dimension                            | 9  |
| 4.2 LPDDR4X SDRAM Package Ballout                              | 10 |
| 4.3 PAD Definition And Description                             | 11 |
| 4.4 Functional Block Diagram                                   | 12 |
| 4.5 LPDDR4X Pad Definition and Description                     | 13 |
| 4.5.1 Dual channel per die device                              | 13 |
| 5.0 FUNCTIONAL DESCRIPTION                                     | 14 |
| 5.1 LPDDR4X SDRAM Addressing                                   | 15 |
| 5.2 Simplified LPDDR4X State Diagram                           | 16 |
| 5.3 Mode Register Definition                                   | 18 |
| 5.3.1 Mode Register Assignment and Definition in LPDDR4X SDRAM | 18 |
| 6.0 TRUTH TABLES                                               | 41 |
| 6.1 CKE Truth Tables                                           | 43 |
| 6.2 State Truth Table                                          | 44 |
| 7.0 ABSOLUTE MAXIMUM DC RATINGS                                | 46 |
| 8.0 AC & DC OPERATING CONDITIONS                               | 47 |
| 8.1 Recommended DC Operating Conditions                        | 47 |
| 8.2 Input Leakage Current                                      | 47 |
| 8.3 Input/Output Leakage Current                               | 47 |
| 8.4 Operating Temperature Range                                | 47 |
| 9.0 AC AND DC INPUT/OUTPUT MEASUREMENT LEVELS                  | 48 |
| 9.1 1.1V High speed LVCMOS (HS_LLVC MOS)                       | 48 |
| 9.1.1 Standard specifications                                  | 48 |
| 9.1.2 DC electrical characteristics                            | 48 |
| 9.1.2.1 LPDDR4X Input Level for CKE                            | 48 |
| 9.1.2.2 LPDDR4X Input Level for Reset_n and ODT_CA             | 48 |
| 9.1.3 AC Over/Undershoot                                       | 49 |
| 9.1.3.1 LPDDR4X AC Over/Undershoot                             | 49 |
| 9.2 Differential Input Voltage                                 | 50 |
| 9.2.1 Differential Input Voltage for CK                        | 50 |
| 9.2.2 Peak voltage calculation method                          | 51 |
| 9.2.3 Single-Ended Input Voltage for Clock                     | 52 |
| 9.2.4 Differential Input Slew Rate Definition for Clock        | 53 |
| 9.2.5 Differential Input Cross Point Voltage for Clock         | 54 |
| 9.2.6 Differential Input Voltage for DQS                       | 55 |
| 9.2.7 Peak voltage calculation method                          | 56 |
| 9.2.8 Single-Ended Input Voltage for DQS                       | 57 |
| 9.2.9 Differential Input Slew Rate Definition for DQS          | 58 |
| 9.3 Differential Input Cross Point Voltage for DQS             | 59 |
| 9.4 Single Ended Output Slew Rate                              | 60 |
| 9.5 Differential Output Slew Rate                              | 61 |
| 9.6 Overshoot and Undershoot for LVSTL                         | 62 |
| 9.7 LPDDR4X Driver Output Timing Reference Load                | 63 |
| 9.8 LVSTL (Low Voltage Swing Terminated Logic) IO System       | 64 |
| 10.0 INPUT/OUTPUT CAPACITANCE                                  | 66 |
| 11.0 IDD SPECIFICATION PARAMETERS AND TEST CONDITIONS          | 67 |
| 11.1 IDD Measurement Conditions                                | 67 |
| 11.2 IDD Specifications                                        | 83 |
| 11.3 IDD Spec Table                                            | 86 |
| 12.0 AC AND DC OUTPUT MEASUREMENT LEVELS                       | 88 |
| 12.1 Single Ended AC and DC Output Levels                      | 88 |
| 12.2 Pull Up/Pull Down Driver Characteristics and Calibration  | 89 |
| 13.0 ELECTRICAL CHARACTERISTICS AND AC TIMING                  | 90 |
| 13.1 Clock Specification                                       | 90 |
| 13.1.1 Definition for tCK(avg) and nCK                         | 90 |
| 13.1.2 Definition for tCK(abs)                                 | 90 |
| 13.1.3 Definition for tCH(avg) and tCL(avg)                    | 90 |
| 13.1.4 Definition for tCH(abs) and tCL(abs)                    | 90 |
| 13.1.5 Definition for tJIT(per)                                | 90 |

IF THERE IS ANY OTHER OPERATION TO IMPLEMENT IN ADDITION TO SPECIFICATION  
IN THE DATASHEET OR JEDEC STANDARD, PLEASE CONTACT EACH BRANCH OFFICE OR  
HEADQUARTERS OF SAMSUNG ELECTRONICS.

Rev. 1.0

CONFIDENTIAL

|                                                                        |     |
|------------------------------------------------------------------------|-----|
| 13.1.6 Definition for tJIT(cc).....                                    | 91  |
| 13.1.7 Definition for tERR(nper).....                                  | 91  |
| 13.1.8 Definition for duty cycle jitter tJIT(duty).....                | 91  |
| 13.1.9 Definition for tCK(abs), tCH(abs) and tCL(abs) .....            | 91  |
| 13.2 Period Clock Jitter.....                                          | 92  |
| 13.2.1 Clock period jitter effects on core timing parameters.....      | 92  |
| 13.2.1.1 Cycle time de-rating for core timing parameters .....         | 92  |
| 13.2.1.2 Clock Cycle de-rating for core timing parameters.....         | 92  |
| 13.2.2 Clock jitter effects on Command/Address timing parameters ..... | 92  |
| 13.2.3 Clock jitter effects on Read timing parameters .....            | 93  |
| 13.2.3.1 tRPRE .....                                                   | 93  |
| 13.2.3.2 tLZ(DQ), tHZ(DQ), tDQSCK, tLZ(DQS), tHZ(DQS) .....            | 93  |
| 13.2.3.3 tQSH, tQSL .....                                              | 93  |
| 13.2.3.4 tRPST.....                                                    | 93  |
| 13.2.4 Clock jitter effects on Write timing parameters .....           | 93  |
| 13.2.4.1 tDS, tDH .....                                                | 93  |
| 13.2.4.2 tDSS, tDSH .....                                              | 93  |
| 13.2.4.3 tDQSS .....                                                   | 94  |
| 13.3 LPDDR4X Refresh Requirement .....                                 | 94  |
| 13.4 AC Timing .....                                                   | 95  |
| 13.5 CA Rx Voltage and Timing .....                                    | 102 |
| 13.6 DRAM Data Timing .....                                            | 105 |
| 13.7 DQ Rx Voltage And Timing.....                                     | 108 |

SAMSUNG

gary.pang@avp-electronics.com

## 1.0 COMPARISION BETWEEN LPDDR3, LPDDR4 AND LPDDR4X

|                                                  | Items                               | LPDDR3                                                    | LPDDR4                                                    | LPDDR4X                                                   |
|--------------------------------------------------|-------------------------------------|-----------------------------------------------------------|-----------------------------------------------------------|-----------------------------------------------------------|
| Feature                                          | CLK scheme                          | Differential (CLK/CLKB)                                   | ←                                                         | ←                                                         |
|                                                  | Data scheme                         | DDR Single-ended,<br>Bi-Directional                       | ←                                                         | ←                                                         |
|                                                  | DQS scheme                          | Differential (DQS/DQSB),<br>Bi-Directional                | ←                                                         | ←                                                         |
|                                                  | ADD / CMD scheme                    | DDR                                                       | SDR                                                       | SDR                                                       |
|                                                  | State Diagram                       | Refer to the Datasheet                                    | Refer to the Datasheet                                    | Refer to the Datasheet                                    |
|                                                  | Command Truth Table                 | No support BST                                            | Refer to the Datasheet                                    | Refer to the Datasheet                                    |
|                                                  | Data mask Truth Table               | As is                                                     | ←                                                         | ←                                                         |
|                                                  | I/O Interface                       | HSUL_12                                                   | LVSTL_11                                                  | LVSTLE_06                                                 |
|                                                  | Burst Length                        | 8                                                         | 16, 32(OTF)                                               | 16, 32(OTF)                                               |
|                                                  | Burst Type                          | Sequential                                                | ←                                                         | ←                                                         |
|                                                  | No Wrap                             | No support                                                | ←                                                         | ←                                                         |
|                                                  | # of Bank per channel               | 8                                                         | ←                                                         | ←                                                         |
|                                                  | Organization per channel            | x16/x32                                                   | x8, x16                                                   | x8, x16                                                   |
|                                                  | Data Mask                           | Support (Write)                                           | Support (Masked Write)                                    | Support (Masked Write)                                    |
|                                                  | Refresh mode                        | Auto / Self Refresh                                       | ←                                                         | ←                                                         |
|                                                  | Masked Write                        | N/A                                                       | Support                                                   | Support                                                   |
|                                                  | DBI                                 | N/A                                                       | Support                                                   | Support                                                   |
| Addressing                                       | Row                                 | Refer to the Datasheet<br>(CA0 ~ CA9 1clock DDR<br>based) | Refer to the datasheet<br>(CA0 ~ CA5 4clock SDR<br>based) | Refer to the datasheet<br>(CA0 ~ CA5 4clock SDR<br>based) |
|                                                  | Column                              |                                                           |                                                           |                                                           |
|                                                  | Bank                                |                                                           |                                                           |                                                           |
|                                                  | Refresh Requirements                |                                                           |                                                           |                                                           |
| AC Parameter                                     | Speed bin [Mbps]                    | 1600/1866                                                 | 3200/3733/4266                                            | 3200/3733/4266                                            |
|                                                  | Read/Write latency                  | Refer to the Datasheet                                    | Refer to the datasheet                                    | Refer to the datasheet                                    |
|                                                  | Core Parameters                     |                                                           |                                                           |                                                           |
|                                                  | IO Parameters                       |                                                           |                                                           |                                                           |
|                                                  | CA / CS / Setup / Hold /<br>Deratin |                                                           |                                                           |                                                           |
|                                                  | Data Setup / Hold / Deratin         |                                                           |                                                           |                                                           |
| Special Function                                 | PASR                                | Support                                                   | ←                                                         | ←                                                         |
|                                                  | TCSR                                | Support                                                   | ←                                                         | ←                                                         |
|                                                  | Deep Power Down                     | No Support                                                | N/A                                                       | N/A                                                       |
|                                                  | Configurable D/S                    | Support                                                   | ←                                                         | ←                                                         |
|                                                  | ZQ Calibration                      | Support                                                   | ←                                                         | ←                                                         |
|                                                  | DQ Calibration                      | Support <sup>1)</sup>                                     | Refer to the datasheet                                    | Refer to the datasheet                                    |
|                                                  | CA Calibration                      | Support                                                   | ←                                                         | ←                                                         |
|                                                  | Write Leveling                      | Support                                                   | ←                                                         | ←                                                         |
| Power Supply                                     | VDD1 [V]                            | 1.70 ~ 1.95                                               | ←                                                         | ←                                                         |
|                                                  | VDD2 [V]                            | 1.14 ~ 1.30                                               | 1.06 ~ 1.17                                               | 1.06 ~ 1.17                                               |
|                                                  | VDDQ [V]                            | 1.14 ~ 1.30                                               | 1.06 ~ 1.17                                               | 0.57 ~ 0.65                                               |
|                                                  | VDDCA [V]                           | 1.14 ~ 1.30                                               | N/A                                                       | N/A                                                       |
| IDD Specification Parameters and Test Conditions | IDD Measurement Conditions          | As is                                                     | BL16 based                                                | BL16 based                                                |
|                                                  | IDD Specification                   | As is                                                     | Refer to the datasheet                                    | Refer to the datasheet                                    |
| Temperature                                      | General [°C]                        | -25 ~ 85                                                  | ←                                                         | ←                                                         |

|                                        |                                                   | Items                               | LPDDR3                                                                           | LPDDR4                                                                           | LPDDR4X                                                                  |           |
|----------------------------------------|---------------------------------------------------|-------------------------------------|----------------------------------------------------------------------------------|----------------------------------------------------------------------------------|--------------------------------------------------------------------------|-----------|
| Pull-down Pull-up Characteristics      |                                                   | w/ ZQ Calibration                   | As is                                                                            | ←                                                                                | ←                                                                        |           |
|                                        |                                                   | w/o ZQ Calibration                  | As is                                                                            | ←                                                                                | ←                                                                        |           |
|                                        |                                                   | w/ V <sub>OH</sub> Calibration      | N/A                                                                              | Support                                                                          | Support                                                                  |           |
|                                        |                                                   | w/o V <sub>OH</sub> Calibration     | N/A                                                                              | Support                                                                          | Support                                                                  |           |
|                                        |                                                   | Temperature and Voltage Sensitivity | As is                                                                            | ←                                                                                | ←                                                                        |           |
|                                        |                                                   | RZQI-V Curve                        | As is                                                                            | ←                                                                                | ←                                                                        |           |
| Input/Output Capacitance <sup>1)</sup> |                                                   |                                     | Refer to the Datasheet                                                           | Refer to the Datasheet                                                           | Refer to the Datasheet                                                   |           |
| Absolute maximum DC ratings            |                                                   | VDD1 [V]                            | -0.4 ~ 2.3                                                                       | -0.4 ~ 2.1                                                                       | ←                                                                        |           |
|                                        |                                                   | VDD2 [V]                            | -0.4 ~ 1.6                                                                       | -0.4 ~ 1.4                                                                       | ←                                                                        |           |
|                                        |                                                   | VDDQ [V]                            | -0.4 ~ 1.6                                                                       | -0.4 ~ 1.4                                                                       | ←                                                                        |           |
|                                        |                                                   | VDDCA [V]                           | -0.4 ~ 1.6                                                                       | N/A                                                                              | N/A                                                                      |           |
|                                        |                                                   | VIN/VOUT [V]                        | -0.4 ~ 1.6                                                                       | -0.4 ~ 1.4                                                                       | ←                                                                        |           |
|                                        |                                                   | Tstg [°C]                           | -55 ~ 125                                                                        | ←                                                                                | ←                                                                        |           |
|                                        |                                                   | Input leakage [uA]                  | As is                                                                            | -2 ~ 2                                                                           | -2 ~ 2                                                                   |           |
| Input/Output Operating condition       | AC/DC Logic Input Levels for Single-ended Signals | CA and CS pins                      | AC : VREF ± 0.150V / ± 0.135V (1600/1866)<br>DC : VREF ± 0.10V/0.10V (1600/1866) | VREF(CA), Internal VREF                                                          | VREF(CA), Internal VREF                                                  |           |
|                                        |                                                   | CKE pin                             | 0.65×VDDCA ~ 0.35×VDDCA                                                          | AC : 0.75×VDD2 @ Min<br>VDD2+0.2 @ Max<br>DC : 0.65×VDD2 @ Min<br>VDD2+0.2 @ Max | AC : 0.75×VDD2@Min<br>VDD2+0.2@Max<br>DC : 0.65×VDD2@Min<br>VDD2+0.2@Min |           |
|                                        |                                                   | DQ pins                             | AC : VREF ± 0.15V/0.135V (1600/1866)<br>DC : VREF ± 0.10V/0.10V (1600/1866)      | VREF(DQ), Internal VREF                                                          | VREF(DQ), Internal VREF                                                  |           |
|                                        |                                                   | VREF_CA/DQ tolerance                | 0.49×VDDQ ~ 0.51×VDDQ                                                            | Internal VREF                                                                    | Internal VREF                                                            |           |
|                                        | AC/DC Logic Input Levels for Differential         | VIHdiff/VILdiff (AC/DC) tDVAC       | As is                                                                            | TBD                                                                              | TBD                                                                      |           |
|                                        |                                                   | VSEH/VSEL(AC)                       | As is                                                                            | TBD                                                                              | TBD                                                                      |           |
|                                        | Differential Input Cross Point Voltage            | VIXCA/VIXDQ                         | As is                                                                            | TBD                                                                              | TBD                                                                      |           |
|                                        | Slew Rate definitions for Differential            | VILdiff /VIHdiff (Max/Min)          | As is                                                                            | TBD                                                                              | TBD                                                                      |           |
|                                        | AC/DC Output levels for Differential              | VOHdiff / VOLdiff (AC)              | As is                                                                            | TBD                                                                              | TBD                                                                      |           |
|                                        |                                                   | IOZ                                 | As is                                                                            | -5 ~ 5                                                                           | -5 ~ 5                                                                   |           |
|                                        |                                                   | MMPUPD                              | As is                                                                            | TBD                                                                              | TBD                                                                      |           |
|                                        | Single ended output Slew                          | VOH/VOL(AC/DC)                      | As is                                                                            | TBD                                                                              | TBD                                                                      |           |
|                                        |                                                   | SRQse                               | As is                                                                            | 3.5 ~ 9.0                                                                        | 3.0 ~ 9.0                                                                |           |
|                                        | Differential Output Slew                          | VOHdiff/VOLdiff(AC)                 | As is                                                                            | TBD                                                                              | TBD                                                                      |           |
|                                        |                                                   | SRQdiff                             | As is                                                                            | 7.0 ~ 18.0                                                                       | 6.0 ~ 18.0                                                               |           |
|                                        | Overshoot / Undershoot                            | Maximum Amplitude                   | As is                                                                            | ←                                                                                | ←                                                                        |           |
|                                        |                                                   | Maximum Area                        | VDD/VSS : 0.1[V-ns]                                                              | ←                                                                                | ←                                                                        |           |
|                                        | Driver Output Timing                              |                                     |                                                                                  | HSUL_12                                                                          | LVSTL_11                                                                 | LVSTLE_06 |

**NOTE:**

1) The parameter applies to both die and package.

**LPDDR4X SDRAM SPECIFICATION**

**64Gb QDP = 128Mb x 32DQ x 8banks x 2channels**  
**200FBGA, 10x15**

**2.0 KEY FEATURE**

- Double-data rate architecture; two data transfers per clock cycle
- Bidirectional data strobes (DQS\_t, DQS\_c), These are transmitted/received with data to be used in capturing data at the receiver
- Differential clock inputs (CK\_t and CK\_c)
- Differential data strobes (DQS\_t and DQS\_c)
- Commands & addresses entered positive CK edges; data and data mask referenced to both edges of DQS
- 2channel composition per die
- 8 internal banks for each channel
- DMI Pin : DBI (Data Bus Inversion) when normal write and read operation, Data mask (DM) for masked write when DBI off
  - Counting # of DQ's 1 for masked write when DBI on
- Burst Length: 16, 32 (OTF)
- Burst Type: Sequential
- Read & Write latency : Refer to Table 13.4 AC Timing
- Auto Precharge option for each burst access
- Configurable Drive Strength
- Refresh and Self Refresh Modes
- Partial Array Self Refresh and Temperature Compensated Self Refresh
- Write Leveling
- CA Calibration
- Internal VREF and VREF training
- FIFO based write/read training
- MPC (Multi Purpose Command)
- LVSTLE (Low Voltage Swing Terminated Logic Extension) IO
- VDD1/VDD2/VDDQ : 1.8V/1.1V/0.6V
- VSSQ Termination
- No DLL : CK to DQS is not synchronized
- Edge aligned data output, write training for data input center align
- Refresh rate : 3.9us

SAMSUNG


gary.pang@avp-electronics.com

# 3.0 ORDERING INFORMATION

| Part No.        | Org.           | Package        | Temperature     | Max Frequency          | Interface |
|-----------------|----------------|----------------|-----------------|------------------------|-----------|
| K4UCE3Q4AB-MGCL | 2Ch,<br>x16/Ch | 10x15, 200FBGA | Tc = -25 ~ 85°C | 4266Mbps (tCK=0.468ns) | LVSTLE_06 |

**NOTE :**


1) 4266Mbps is backward compatible to lower frequency.





## 4.0 PACKAGE DIMENSION & PIN DESCRIPTION

### 4.1 LPDDR4X SDRAM Package Dimension



## 4.2 LPDDR4X SDRAM Package Ballout

| 200Ball FBGA |      |                               |          |        |        |    |    |        |        |          |         |      |
|--------------|------|-------------------------------|----------|--------|--------|----|----|--------|--------|----------|---------|------|
|              | 1    | 2                             | 3        | 4      | 5      | 6  | 7  | 8      | 9      | 10       | 11      | 12   |
| A            | DNU  | DNU                           | VSS      | VDD2   | ZQ0    | NB | NB | ZQ1    | VDD2   | VSS      | DNU     | DNU  |
| B            | DNU  | DQ0_a                         | VDDQ     | DQ7_a  | VDDQ   | NB | NB | VDDQ   | DQ15_a | VDDQ     | DQ8_a   | DNU  |
| C            | VSS  | DQ1_a                         | DMI0_a   | DQ6_a  | VSS    | NB | NB | VSS    | DQ14_a | DMI1_a   | DQ9_a   | VSS  |
| D            | VDDQ | VSS                           | DQS0_t_a | VSS    | VDDQ   | NB | NB | VDDQ   | VSS    | DQS1_t_a | VSS     | VDDQ |
| E            | VSS  | DQ2_a                         | DQS0_c_a | DQ5_a  | VSS    | NB | NB | VSS    | DQ13_a | DQS1_c_a | DQ10_a  | VSS  |
| F            | VDD1 | DQ3_a                         | VDDQ     | DQ4_a  | VDD2   | NB | NB | VDD2   | DQ12_a | VDDQ     | DQ11_a  | VDD1 |
| G            | VSS  | ODT_CA_a <sup>1)</sup><br>,2) | VSS      | VDD1   | VSS    | NB | NB | VSS    | VDD1   | VSS      | DNU     | VSS  |
| H            | VDD2 | CA0_a                         | CS1_a    | CS0_a  | VDD2   | NB | NB | VDD2   | CA2_a  | CA3_a    | CA4_a   | VDD2 |
| J            | VSS  | CA1_a                         | VSS      | CKE0_a | CKE1_a | NB | NB | CK_t_a | CK_c_a | VSS      | CA5_a   | VSS  |
| K            | VDD2 | VSS                           | VDD2     | VSS    | DNU    | NB | NB | DNU    | VSS    | VDD2     | VSS     | VDD2 |
| L            | NB   | NB                            | NB       | NB     | NB     | NB | NB | NB     | NB     | NB       | NB      | NB   |
| M            | NB   | NB                            | NB       | NB     | NB     | NB | NB | NB     | NB     | NB       | NB      | NB   |
| N            | VDD2 | VSS                           | VDD2     | VSS    | DNU    | NB | NB | DNU    | VSS    | VDD2     | VSS     | VDD2 |
| P            | VSS  | CA1_b                         | VSS      | CKE0_b | CKE1_b | NB | NB | CK_t_b | CK_c_b | VSS      | CA5_b   | VSS  |
| R            | VDD2 | CA0_b                         | CS1_b    | CS0_b  | VDD2   | NB | NB | VDD2   | CA2_b  | CA3_b    | CA4_b   | VDD2 |
| T            | VSS  | ODT_CA_b <sup>1)</sup><br>,2) | VSS      | VDD1   | VSS    | NB | NB | VSS    | VDD1   | VSS      | RESET_n | VSS  |
| U            | VDD1 | DQ3_b                         | VDDQ     | DQ4_b  | VDD2   | NB | NB | VDD2   | DQ12_b | VDDQ     | DQ11_b  | VDD1 |
| V            | VSS  | DQ2_b                         | DQS0_c_b | DQ5_b  | VSS    | NB | NB | VSS    | DQ13_b | DQS1_c_b | DQ10_b  | VSS  |
| W            | VDDQ | VSS                           | DQS0_t_b | VSS    | VDDQ   | NB | NB | VDDQ   | VSS    | DQS1_t_b | VSS     | VDDQ |
| Y            | VSS  | DQ1_b                         | DMI0_b   | DQ6_b  | VSS    | NB | NB | VSS    | DQ14_b | DMI1_b   | DQ9_b   | VSS  |
| AA           | DNU  | DQ0_b                         | VDDQ     | DQ7_b  | VDDQ   | NB | NB | VDDQ   | DQ15_b | VDDQ     | DQ8_b   | DNU  |
| AB           | DNU  | DNU                           | VSS      | VDD2   | VSS    | NB | NB | VSS    | VDD2   | VSS      | DNU     | DNU  |

[Top View]

|  |           |  |           |
|--|-----------|--|-----------|
|  | Channel A |  | Channel B |
|  | Power     |  | Ground    |
|  | ODT_CA    |  | RESET_n   |
|  | ZQ        |  | NB        |
|  | DNU       |  |           |

## NOTE :

- 1) ODT(CA)\_x balls are wired to ODT(CA)\_x pads of Rank 0 DRAM die. ODT(CA)\_x pads for other ranks (if present) are disabled in the package.  
 2) For the LPDDR4X, ODT(CA)\_Bond pad is ignored. ODT pin should be connect to VDD2 or VSS.


## 4.3 PAD Definition And Description

| Pin Name       | Pin Function Channel-A       | Pin Name       | Pin Function Channel-B                               |
|----------------|------------------------------|----------------|------------------------------------------------------|
| CK_t_a, CK_c_a | System Differential Clock    | CK_t_b, CK_c_b | System Differential Clock                            |
| CKE0_a, CKE1_a | Clock Enable                 | CKE0_b, CKE1_b | Clock Enable                                         |
| CS0_a, CS1_a   | Chip Selects                 | CS0_b, CS1_b   | Chip Selects                                         |
| CA[5:0]_a      | DDR Command / Address Inputs | CA[5:0]_b      | DDR Command / Address Inputs                         |
| DMI[1:0]_a     | Input Data Inversion         | DMI[1:0]_b     | Input Data Inversion                                 |
| DQS[1:0]_t_a   | Data Strobe Bi-directional   | DQS[1:0]_t_b   | Data Strobe Bi-directional                           |
| DQS[1:0]_c_a   | Data Strobe Complementary    | DQS[1:0]_c_b   | Data Strobe Complementary                            |
| DQ[15:0]_a     | Data Inputs / Outputs        | DQ[15:0]_b     | Data Inputs / Outputs                                |
| ODT_CA_a       | On die termination           | ODT_CA_b       | On die termination                                   |
|                |                              | RESET_n        | RESET                                                |
| Pin Name       | Pin Function Common          | Pin Name       | Pin Function Common                                  |
| DNU            | Do Not Use                   | VDD1           | Core Power Supply 1                                  |
|                |                              | VDD2           | Core Power Supply 2                                  |
|                |                              | VDDQ           | I/O Power Supply                                     |
|                |                              | VSS            | Ground                                               |
|                |                              | ZQ0, ZQ1       | Reference Pin for Output Driver Strength Calibration |

SAMSUNG

gary.pang@avp-electronics.com

## 4.4 Functional Block Diagram



## 4.5 LPDDR4X Pad Definition and Description

### 4.5.1 Dual channel per die device

[Table 1] Pad Definition and Description for Dual channel

| Symbol                                                       | Type      | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
|--------------------------------------------------------------|-----------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| CK_t_A<br>CK_c_A<br>CK_t_B<br>CK_c_B                         | Input     | <b>Clock:</b> CK_t and CK_c are differential clock inputs. All address, command, and control input signals are sampled on the crossing of the positive edge of CK_t and the negative edge of CK_c. AC timings for CA parameters are referenced to CK. Each channel (A & B) has its own clock pair.                                                                                                                                                                                                                            |
| CKE_A<br>CKE_B                                               | Input     | <b>Clock Enable:</b> CKE HIGH activates and CKE LOW deactivates the internal clock circuits, input buffers, and output drivers. Power-saving modes are entered and exited via CKE transitions. CKE is part of the command code. Each channel (A & B) has its own CKE signal.                                                                                                                                                                                                                                                  |
| CS_A, CS_B                                                   | Input     | <b>Chip Select:</b> CS is part of the command code. Each channel (A & B) has its own CS signal.                                                                                                                                                                                                                                                                                                                                                                                                                               |
| CA[5:0]_A<br>CA[5:0]_B                                       | Input     | <b>Command/Address Inputs:</b> CA signals provide the Command and Address inputs according to the Command Truth Table. Each channel (A & B) has its own CA signals.                                                                                                                                                                                                                                                                                                                                                           |
| ODT_CA_A<br>ODT_CA_B                                         | Input     | <b>CA ODT Control:</b> The ODT_CA pin is used in conjunction with the Mode Register to turn on/off the On-Die-Termination for CA pins.                                                                                                                                                                                                                                                                                                                                                                                        |
| DQ[15:0]_A<br>DQ[15:0]_B                                     | I/O       | <b>Data Inputs/Outputs:</b> Bi-direction data bus                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
| DQS[1:0]_t_A<br>DQS[1:0]_c_A<br>DQS[1:0]_t_B<br>DQS[1:0]_c_B | I/O       | <b>Data Strobe:</b> DQS_t and DQS_c are bi-directional differential output clock signals used to strobe data during a READ or WRITE. The Data Strobe is generated by the DRAM for a READ and is edge-aligned with Data. The Data Strobe is generated by the Memory Controller for a WRITE and must arrive prior to Data. Each byte of data has a Data Strobe signal pair. Each channel (A & B) has its own DQS strobes.                                                                                                       |
| DMI[1:0]_A<br>DMI[1:0]_B                                     | I/O       | <b>Data Mask Inversion:</b> DMI is a bi-directional signal which is driven HIGH when the data on the data bus is inverted, or driven LOW when the data is in its normal state. Data Inversion can be disabled via a mode register setting. Each byte of data has a DMI signal. Each channel (A & B) has its own DMI signals. This signal is also used along with the DQ signals to provide write data masking information to the DRAM. The DMI pin function - Data Inversion or Data mask - depends on Mode Register setting. |
| ZQ                                                           | Reference | <b>Calibration Reference:</b> Used to calibrate the output drive strength and the termination resistance. There is one ZQ pin per die. The ZQ pin shall be connected to VDDQ through a $240\Omega \pm 1\%$ resistor.                                                                                                                                                                                                                                                                                                          |
| VDDQ, VDD1,<br>VDD2                                          | Supply    | <b>Power Supplies:</b> Isolated on the die for improved noise immunity.                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
| V <sub>SS</sub> , V <sub>SSQ</sub>                           | GND       | <b>Ground Reference:</b> Power supply ground reference.                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
| RESET_n                                                      | Input     | <b>RESET:</b> When asserted LOW, the RESET_n signal resets all channels of the die. There is one RESET_n pad per die.                                                                                                                                                                                                                                                                                                                                                                                                         |

**NOTE :**

1) "\_A" and "\_B" indicate DRAM channel "\_A" pads are present in all devices. "\_B" pads are present in dual channel SDRAM devices only.

## 5.0 FUNCTIONAL DESCRIPTION

LPDDR4X-SDRAM is a high-speed synchronous DRAM device internally configured with 2 channels. Dual channel is comprised of 8-banks with from 2Gb to 16Gb per channel density. The configuration for channel density that is greater than 16Gb is still TBD<sup>1)</sup>.

This device contains the following number of bits:

Dual-channel SDRAM devices contain the following number of bits:

16Gb has 17,179,869,184 bits

LPDDR4X devices use a 2 or 4 clocks architecture on the Command/Address (CA) bus to reduce the number of input pins in the system. The 6-bit CA bus contains command, address, and bank information. Each command uses 1, 2 or 4 clock cycle, during which command information is transferred on the positive edge of the clock. See command truth table for details.

These devices use a double data rate architecture on the DQ pins to achieve high speed operation. The double data rate architecture is essentially an 16n prefetch architecture with an interface designed to transfer two data bits per DQ every clock cycle at the I/O pins. A single read or write access for the LPDDR4X SDRAM effectively consists of a single 16n-bit wide, one clock cycle data transfer at the internal DRAM core and eight corresponding n-bit wide, one-half-clock-cycle data transfers at the I/O pins. Read and write accesses to the LPDDR4X SDRAMs are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an Activate command, which is then followed by a Read, Write or Mask Write command. The address and BA bits registered coincident with the Activate command are used to select the row and the Bank to be accessed. The address bits registered coincident with the Read, Write or Mask Write command are used to select the Bank and the starting column location for the burst access.

Prior to normal operation, the LPDDR4X SDRAM must be initialized. The following section provides detailed information covering device initialization, register definition, command description and device operation.

SAMSUNG  
gary.pang@avp-electronics.com

## 5.1 LPDDR4X SDRAM Addressing

[Table 2] LPDDR4X SDRAM Byte (x8) mode Addressing for Dual Channel SDRAM Device

| Memory Density (per Die)             |                                    | 16Gb                             |
|--------------------------------------|------------------------------------|----------------------------------|
| Memory Density (per x8 channel)      |                                    | 8Gb                              |
| Configuration                        |                                    | 128Mb x 8DQ x 8banks x 2channels |
| Number of Channels (per die)         |                                    | 2                                |
| Number of Banks (per channel)        |                                    | 8                                |
| Array Pre-Fetch (bits, per channel)  |                                    | 128                              |
| Number of Rows (per Channel)         |                                    | 131,072                          |
| Number of Columns (fetch boundaries) |                                    | 64                               |
| Page Size (Bytes)                    |                                    | 1024                             |
| Channel Density (Bits per channel)   |                                    | 8,589,934,592                    |
| Total Density (Bits per die)         |                                    | 17,179,869,184                   |
| Bank Addresses                       |                                    | BA0-BA2                          |
| x8                                   | Row Addresses <sup>2)</sup>        | R0 - R16                         |
|                                      | Column Addresses <sup>1), 2)</sup> | C0-C9                            |
| Burst Starting Address Boundary      |                                    | 64 - bit                         |

**NOTE :**

1) The lower two column addresses (C0 - C1) are assumed to be "zero" and are not transmitted on the CA bus.


2) Row and Column address values on the CA bus that are not used for a particular density is required to at valid logic levels.

3) Two byte-mode (one lower byte and one upper byte) die of a given density can be logically and physically combined into a 16-bit standard configuration with twice the given density. See Section of 2.1.1 for an example.

SAMSUNG

gary.pang@avp-electronics.com

For the command definition, see datasheet of [Command Definition & Timing Diagram].



**CONFIDENTIAL**






Figure 2. LPDDR4X: Simplified Bus Interface State Diagram -2

**NOTE :**

- 1) From the Self-Refresh state the device can enter Power-Down, MRR, MRW, or MPC states. See the section on Self-Refresh for more information.
- 2) In IDLE state, all banks are precharged.
- 3) In the case of a MRW command to enter a training mode, the state machine will not automatically return to the IDLE state at the conclusion of training. See the applicable training section for more information.
- 4) In the case of a MPC command to enter a training mode, the state machine may not automatically return to the IDLE state at the conclusion of training. See the applicable training section for more information.
- 5) This simplified State Diagram is intended to provide an overview of the possible state transitions and the commands to control them. In particular, situations involving more than one bank, the enabling or disabling of on-die termination, and some other events are not captured in full detail.
- 6) States that have an "automatic return" and can be accessed from more than one prior state (Ex. MRW from either Idle or Active states) will return to the state from when they were initiated (Ex. MRW from Idle will return to Idle).
- 7) The RESET\_n pin can be asserted from any state, and will cause the SDRAM to go to the Reset State. The diagram shows RESET applied from the Power-On as an example, but the Diagram should not be construed as a restriction on RESET\_n.

## 5.3 Mode Register Definition

### 5.3.1 Mode Register Assignment and Definition in LPDDR4X SDRAM

Table 3 shows the mode registers for LPDDR4X SDRAM. Each register is denoted as “R” if it can be read but not written, “W” if it can be written but not read, and “R/W” if it can be read and written. A Mode Register Read command is used to read a mode register. A Mode Register Write command is used to write a mode register.

[Table 3] Mode Register Assignment in LPDDR4X SDRAM

| MR# | MA<br><7:0>     | Function                                    | Access | OP7                                           | OP6            | OP5                 | OP4     | OP3      | OP2            | OP1          | OP0          |  |          |
|-----|-----------------|---------------------------------------------|--------|-----------------------------------------------|----------------|---------------------|---------|----------|----------------|--------------|--------------|--|----------|
| 0   | 00 <sub>H</sub> | Device Info. (x8)                           | R      | CATR                                          | (RFU)          | Single ended mode   | RZQI    |          | (RFU)          | Latency Mode | Refresh mode |  |          |
| 1   | 01 <sub>H</sub> | Device Feature 1                            | W      | RPST0                                         | nWR0           |                     |         | RD-PRE0  | WR-PRE0        | BL           |              |  |          |
|     |                 |                                             |        | RPST1                                         | nWR1           |                     |         | RD-PRE1  | WR-PRE1        |              |              |  |          |
| 2   | 02 <sub>H</sub> | Device Feature 2                            | W      | WR Lev                                        | WL Select0     | WL0                 |         |          | RL0            |              |              |  |          |
|     |                 |                                             |        |                                               | WL Select1     | WL1                 |         |          | RL1            |              |              |  |          |
| 3   | 03 <sub>H</sub> | I/O Configuration-1                         | W      | DBI-WR0                                       | DBI-RD0        | PDDS0               |         |          | PPR Protection | WR PST       | PU-CAL0      |  |          |
|     |                 |                                             |        | DBI-WR1                                       | DBI-RD1        | PDDS1               |         |          |                | WR PST       | PU-CAL1      |  |          |
| 4   | 04 <sub>H</sub> | Refresh Rate                                | R/W    | TUF                                           | Thermal Offset |                     | PPRE    | SR Abort | Refresh Rate   |              |              |  |          |
| 5   | 05 <sub>H</sub> | Basic Configuration-1                       | R      | LPDDR4X Manufacturer ID                       |                |                     |         |          |                |              |              |  |          |
| 6   | 06 <sub>H</sub> | Basic Configuration-2                       | R      | Revision ID-1                                 |                |                     |         |          |                |              |              |  |          |
| 7   | 07 <sub>H</sub> | Basic Configuration-3                       | R      | Revision ID-2                                 |                |                     |         |          |                |              |              |  |          |
| 8   | 08 <sub>H</sub> | Basic Configuration-4                       | R      | I/O width                                     |                |                     | Density |          |                |              | Type         |  |          |
| 9   | 09 <sub>H</sub> | Test Mode                                   | W      | Vendor Specific Test Register                 |                |                     |         |          |                |              |              |  |          |
| 10  | 0A <sub>H</sub> | IO Calibration                              | W      | (RFU)                                         |                |                     |         |          |                |              |              |  | ZQ-RESET |
| 11  | 0B <sub>H</sub> | ODT Feature                                 | W      | (RFU)                                         | CA ODT0        |                     |         | (RFU)    | DQ ODT0        |              |              |  |          |
|     |                 |                                             |        |                                               | CA ODT1        |                     |         |          | DQ ODT1        |              |              |  |          |
| 12  | 0C <sub>H</sub> | VREF(ca) Setting/Range (x8)                 | R/W    | CBT Mode for Byte Mode                        | VR-CA0         | VREF0(ca)           |         |          |                |              |              |  |          |
|     |                 |                                             |        |                                               | VR-CA1         | VREF1(ca)           |         |          |                |              |              |  |          |
| 13  | 0D <sub>H</sub> | CBT,RPT,VRO,VRCG, RRO, DM_DIS,FSP-WR,FSP-OP | W      | FSP-OP                                        | FSP-WR         | DM_DIS              | RRO     | VRCG     | VRO            | RPT          | CBT          |  |          |
| 14  | 0E <sub>H</sub> | VREF(dq) Setting/Range                      | R/W    | (RFU)                                         | VR-DQ0         | VREF0(DQ)           |         |          |                |              |              |  |          |
|     |                 |                                             |        | (RFU)                                         | VR-DQ1         | VREF1(DQ)           |         |          |                |              |              |  |          |
| 15  | 0F <sub>H</sub> | Lower-Byte Invert for DQ Calibration        | W      | Lower-Byte Invert Register for DQ Calibration |                |                     |         |          |                |              |              |  |          |
| 16  | 10 <sub>H</sub> | PASR_Bank                                   | W      | PASR Bank Mask                                |                |                     |         |          |                |              |              |  |          |
| 17  | 11 <sub>H</sub> | PASR_Segment                                | W      | PASR Segment Mask                             |                |                     |         |          |                |              |              |  |          |
| 18  | 12 <sub>H</sub> | IT-LSB                                      | R      | DQS Oscillator Count-LSB                      |                |                     |         |          |                |              |              |  |          |
| 19  | 13 <sub>H</sub> | IT-MSB                                      | R      | DQS Oscillator Count-MSB                      |                |                     |         |          |                |              |              |  |          |
| 20  | 14 <sub>H</sub> | Upper-Byte Invert for DQ Calibration        | W      | Upper-Byte Invert Register for DQ Calibration |                |                     |         |          |                |              |              |  |          |
| 21  | 15 <sub>H</sub> | Low Speed CA Buffer                         | W      | (RFU)                                         |                | Low Speed CA buffer | (RFU)   |          |                |              |              |  |          |

[Table 3] Mode Register Assignment in LPDDR4X SDRAM

| MR#   | MA<br><7:0>                       | Function                        | Access | OP7                                        | OP6              | OP5                     | OP4          | OP3                      | OP2                     | OP1                     | OP0    |
|-------|-----------------------------------|---------------------------------|--------|--------------------------------------------|------------------|-------------------------|--------------|--------------------------|-------------------------|-------------------------|--------|
| 22    | 16 <sub>H</sub>                   | ODT Feature<br>(x8)             | W      | x8 ODTD<br>[15:8]                          | x8 ODTD<br>[7:0] | ODTD-<br>CA0            | ODTE-<br>CS0 | ODTE-<br>CK0             | SoC ODT0                |                         |        |
|       |                                   |                                 |        |                                            |                  | ODTD-<br>CA1            | ODTE-<br>CS1 | ODTE-<br>CK1             | SoC ODT1                |                         |        |
| 23    | 17 <sub>H</sub>                   | DQS interval timer run time     | W      | DQS interval timer run time setting        |                  |                         |              |                          |                         |                         |        |
| 24    | 18 <sub>H</sub>                   | RFU                             | N/A    | (RFU)                                      |                  |                         |              |                          |                         |                         |        |
| 25    | 19 <sub>H</sub>                   | PPR Resource                    | R      | Bank 7                                     | Bank 6           | Bank 5                  | Bank 4       | Bank 3                   | Bank 2                  | Bank 1                  | Bank 0 |
| 26:29 | 1A <sub>H</sub> : 1D <sub>H</sub> | RFU                             | N/A    | Reserved for Future Use                    |                  |                         |              |                          |                         |                         |        |
| 30    | 1E <sub>H</sub>                   | Reserved for Testing            | N/A    | Reserved for Testing-SDRAM will ignore     |                  |                         |              |                          |                         |                         |        |
| 31    | 1F <sub>H</sub>                   | RFU                             | N/A    | Bytemode Vref<br>Selection                 |                  | Reserved for Future Use |              |                          |                         |                         |        |
| 32    | 20 <sub>H</sub>                   | DQ Calibration<br>Pattern A     | W      | DQ Calibration Pattern "A" (default = 5AH) |                  |                         |              |                          |                         |                         |        |
| 33:38 | 21 <sub>H</sub> ~26 <sub>H</sub>  | (Do Not Use)                    | N/A    | Do Not Use                                 |                  |                         |              |                          |                         |                         |        |
| 39    | 27 <sub>H</sub>                   | Reserved for Testing            | N/A    | Reserved for Testing-SDRAM will ignore     |                  |                         |              |                          |                         |                         |        |
| 40    | 28 <sub>H</sub>                   | DQ Calibration<br>Pattern B     | W      | DQ Calibration Pattern "B" (default = 3CH) |                  |                         |              |                          |                         |                         |        |
| 41:47 | 29 <sub>H</sub> ~2F <sub>H</sub>  | (Do Not Use)                    | N/A    | Do Not Use                                 |                  |                         |              |                          |                         |                         |        |
| 48:50 | 30 <sub>H</sub> ~32 <sub>H</sub>  | RFU                             | N/A    | (RFU)                                      |                  |                         |              |                          |                         |                         |        |
| 51    | 33 <sub>H</sub>                   | Single Ended RDQS,<br>WDQS, CLK | W      | (RFU)                                      |                  |                         |              | Single<br>ended<br>Clock | Single<br>ended<br>WDQS | Single<br>ended<br>RDQS | (RFU)  |
| 52:63 | 34 <sub>H</sub> ~3F <sub>H</sub>  | RFU                             | N/A    | (RFU)                                      |                  |                         |              |                          |                         |                         |        |

|  |                      |
|--|----------------------|
|  | Applied when FSP = 0 |
|  | Applied when FSP = 1 |

NOTE :

- 1) RFU bits shall be set to '0' during writes.
- 2) RFU bits shall be read as '0' during reads.
- 3) All mode registers that are specified as RFU or write-only shall return undefined data when read and DQS\_t, DQS\_c shall be toggled.
- 4) All mode registers that are specified as RFU shall not be written.
- 5) Writes to read-only registers shall have no impact on the functionality of the device.

MR0\_Device Information (MA<7:0> = 00<sub>H</sub>) :

| OP7  | OP6   | OP5               | OP4  | OP3 | OP2   | OP1          | OP0          |
|------|-------|-------------------|------|-----|-------|--------------|--------------|
| CATR | (RFU) | Single ended mode | RZQI |     | (RFU) | Latency Mode | Refresh mode |

| Function                             | Register Type | Operand | Data                                                                                                                                                                                                                                                                                                                                            | Notes   |
|--------------------------------------|---------------|---------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------|
| Refresh mode                         | Read-only     | OP[0]   | 0 <sub>B</sub> : Both legacy & modified refresh mode supported<br>1 <sub>B</sub> : Only modified refresh mode supported                                                                                                                                                                                                                         |         |
| Latency Mode                         |               | OP[1]   | 0 <sub>B</sub> : Device supports normal latency<br>1 <sub>B</sub> : Device supports byte mode latency                                                                                                                                                                                                                                           | 7,8     |
| RZQI<br>(Built-in Self-Test for RZQ) |               | OP[4:3] | 00 <sub>B</sub> : RZQ self-test not supported<br>01 <sub>B</sub> : ZQ-pin may connect to V <sub>SSQ</sub> or float<br>10 <sub>B</sub> : ZQ-pin may short to V <sub>DDQ</sub><br>11 <sub>B</sub> : ZQ-pin self test completed, no error condition detected (ZQ-pin may not connect to V <sub>SSQ</sub> or float, nor short to V <sub>DDQ</sub> ) | 1,2,3,4 |
| Single ended mode                    |               | OP[5]   | 0 <sub>B</sub> : No support for Single ended mode<br>1 <sub>B</sub> : Supports for Single ended mode                                                                                                                                                                                                                                            | 6       |
| CATR<br>(CA Terminating Rank)        |               | OP[7]   | 0 <sub>B</sub> : CA for this rank is not terminated<br>1 <sub>B</sub> : Vendor specific                                                                                                                                                                                                                                                         | 5       |

NOTE :

- 1) RZQI MR value, if supported, will be valid after the following sequence:
  - a. Completion of MPC ZQCAL Start command to either channel.
  - b. Completion of MPC ZQCAL Latch command to either channel then t<sub>ZQLAT</sub> is satisfied.
 RZQI value will be lost after Reset.
- 2) If the ZQ-pin is connected to VSSQ to set default calibration, OP[4:3] shall be set to 01<sub>B</sub>. If the ZQ-pin is not connected to VSSQ, either OP[4:3] = 01<sub>B</sub> or OP[4:3] = 10<sub>B</sub> might indicate a ZQ-pin assembly error. It is recommended that the assembly error is corrected.
- 3) In the case of possible assembly error, the LPDDR4X-SDRAM device will default to factory trim settings for RON, and will ignore ZQ calibration commands. In either case, the device may not function as intended.
- 4) In ZQ self-test returns OP[4:3] = 11<sub>B</sub>, the device has detected a resistor connected to the ZQ pin. However, this result cannot be used to validate the ZQ resistor value or that the ZQ resistor tolerance meets the specified limits (i.e., 240-Ω +/- 1%).
- 5) CATR functionality is Vendor specific. CATR can either indicate the connection status of the ODTCA pad for the die or whether CA for the rank is terminated. Consult the vendor device datasheet for details.
- 6) Support for Single Ended Mode is optional. If supported, Single Ended Write DQS, Read DQS and CK can be enabled in MR51.
- 7) See byte mode addendum spec for byte mode latency details.
- 8) Byte mode latency for x16 device is only allowed when it is stacked in a same package with byte mode device.

MR1\_Device Feature 1 (MA<7:0> = 01<sub>H</sub>) :

| OP7  | OP6          | OP5 | OP4 | OP3    | OP2    | OP1 | OP0 |
|------|--------------|-----|-----|--------|--------|-----|-----|
| RPST | nWR (for AP) |     |     | RD-PRE | WR-PRE | BL  |     |

| Function                                            | Register Type | Operand | Data                                                                                                                                                                                                                                                          | Notes |
|-----------------------------------------------------|---------------|---------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------|
| BL<br>(Burst Length)                                | Write-only    | OP[1:0] | 00 <sub>B</sub> : BL=16 Sequential (default)<br>01 <sub>B</sub> : BL=32 Sequential<br>10 <sub>B</sub> : BL=16 or 32 Sequential (on-the-fly)<br>All others: Reserved                                                                                           | 1,7   |
| WR-PRE<br>(WR Pre-amble Length)                     |               | OP[2]   | 0 <sub>B</sub> : Reserved<br>1 <sub>B</sub> : WR Pre-amble = 2×tCK                                                                                                                                                                                            | 5,6   |
| RD-PRE<br>(RD Pre-amble Type)                       |               | OP[3]   | 0 <sub>B</sub> : RD Pre-amble = Static (default)<br>1 <sub>B</sub> : RD Pre-amble = Toggle                                                                                                                                                                    | 3,5,6 |
| nWR<br>(Write-Recovery for Auto-Precharge commands) |               | OP[6:4] | 000 <sub>B</sub> : nWR = 6 (default)<br>001 <sub>B</sub> : nWR = 12<br>010 <sub>B</sub> : nWR = 16<br>011 <sub>B</sub> : nWR = 22<br>100 <sub>B</sub> : nWR = 28<br>101 <sub>B</sub> : nWR = 32<br>110 <sub>B</sub> : nWR = 38<br>111 <sub>B</sub> : nWR = 44 | 2,5,6 |
| RPST<br>(RD Post-Ambles Length)                     |               | OP[7]   | 0 <sub>B</sub> : RD Post-ambles = 0.5×tCK (default)<br>1 <sub>B</sub> : RD Post-ambles = 1.5×tCK                                                                                                                                                              | 4,5,6 |

- NOTE :**
- Burst length on-the-fly can be set to either BL=16 or BL=32 by setting the "BL" bit in the command operands. See the Command Truth Table.
  - The programmed value of nWR is the number of clock cycles the LPDDR4X-SDRAM device uses to determine the starting point of an internal Precharge operation after a Write burst with AP (auto-precharge) enabled. See "Read and Write Latencies" later in this section.
  - For Read operations this bit must be set to select between a "toggling" pre-ambles and a "Non-toggling" pre-ambles. See the Read Preamble and Postambles section in Operation timing for a drawing of each type of pre-ambles.
  - OP[7] provides an optional READ post-ambles with an additional rising and falling edge of DQS<sub>t</sub>. The optional postambles cycle is provided for the benefit of certain memory controllers.
  - There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be read from with an MRR command to this MR address.
  - There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device, and may be changed without affecting device operation.
  - Supporting the two physical registers for Burst Length: MR1 OP[1:0] as optional feature. Applications requiring support of both vendor options shall assure that both FSP-OP[0] and FSP-OP[1] are set to the same code. Refer to vendor datasheets for detail.

[Table 4] Read and Write Latencies for Byte (x8) mode

| Read Latency [nCK] |        | Write Latency [nCK] |         | nWR [nCK] | nRTP [nCK] | Lower Clock Frequency Limit [MHz] (Greater than) | Upper Clock Frequency Limit [MHz] (Same or less than) | Notes       |
|--------------------|--------|---------------------|---------|-----------|------------|--------------------------------------------------|-------------------------------------------------------|-------------|
| No DBI             | w/ DBI | Set "A"             | Set "B" |           |            |                                                  |                                                       |             |
| 6                  | 6      | 4                   | 4       | 6         | 8          | 10                                               | 266                                                   | 1,2,3,4,5,6 |
| 10                 | 12     | 6                   | 8       | 12        | 8          | 266                                              | 533                                                   |             |
| 16                 | 18     | 8                   | 12      | 16        | 8          | 533                                              | 800                                                   |             |
| 22                 | 24     | 10                  | 18      | 22        | 8          | 800                                              | 1066                                                  |             |
| 26                 | 30     | 12                  | 22      | 28        | 10         | 1066                                             | 1333                                                  |             |
| 32                 | 36     | 14                  | 26      | 32        | 12         | 1333                                             | 1600                                                  |             |
| 36                 | 40     | 16                  | 30      | 38        | 14         | 1600                                             | 1866                                                  |             |
| 40                 | 44     | 18                  | 34      | 44        | 16         | 1866                                             | 2133                                                  |             |

- NOTE :**
- The LPDDR4X SDRAM device should not be operated at a frequency above the Upper Frequency Limit, or below the Lower Frequency Limit, shown for each RL, WL, nRTP, or nWR value.
  - DBI for Read operations is enabled in MR3 OP[6]. When MR3 OP[6]=0, then the "No DBI" column should be used for Read Latency. When MR3 OP[6]=1, then the "w/DBI" column should be used for Read Latency.
  - Write Latency Set "A" and Set "B" is determined by MR2 OP[6]. When MR2 OP[6]=0, then Write Latency Set "A" should be used. When MR2 OP[6]=1, then Write Latency Set "B" should be used.
  - The programmed value of nWR is the number of clock cycles the LPDDR4X SDRAM device uses to determine the starting point of an internal Precharge operation after a Write burst with AP (Auto Precharge). It is determined by RU(tWR/tCK).
  - The programmed value of nRTP is the number of clock cycles the LPDDR4X SDRAM device uses to determine the starting point of an internal Precharge operation after a Read burst with AP (Auto-Precharge). It is determined by RU(tRTP/tCK).
  - nRTP shown in this table is valid for BL16 only. For BL32, the SDRAM will add 8 clocks to the nRTP value before starting a precharge.

IF THERE IS ANY OTHER OPERATION TO IMPLEMENT IN ADDITION TO SPECIFICATION IN THE DATASHEET OR JEDEC STANDARD, PLEASE CONTACT EACH BRANCH OFFICE OR HEADQUARTERS OF SAMSUNG ELECTRONICS.

Rev. 1.0

CONFIDENTIAL

[Table 5] Burst Sequence for READ

| BL | BT  | C4             | C3             | C2             | C1             | C0             | Burst Cycle Number and Burst Address Sequence |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |  |  |  |
|----|-----|----------------|----------------|----------------|----------------|----------------|-----------------------------------------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|--|--|--|
|    |     |                |                |                |                |                | 1                                             | 2  | 3  | 4  | 5  | 6  | 7  | 8  | 9  | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 | 32 |  |  |  |
| 16 | seq | V              | 0 <sub>B</sub> | 0 <sub>B</sub> | 0 <sub>B</sub> | 0 <sub>B</sub> | 0                                             | 1  | 2  | 3  | 4  | 5  | 6  | 7  | 8  | 9  | A  | B  | C  | D  | E  | F  |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |  |  |  |
|    |     | V              | 0 <sub>B</sub> | 1 <sub>B</sub> | 0 <sub>B</sub> | 0 <sub>B</sub> | 4                                             | 5  | 6  | 7  | 8  | 9  | A  | B  | C  | D  | E  | F  | 0  | 1  | 2  | 3  |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |  |  |  |
|    |     | V              | 1 <sub>B</sub> | 0 <sub>B</sub> | 0 <sub>B</sub> | 0 <sub>B</sub> | 8                                             | 9  | A  | B  | C  | D  | E  | F  | 0  | 1  | 2  | 3  | 4  | 5  | 6  | 7  |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |  |  |  |
|    |     | V              | 1 <sub>B</sub> | 1 <sub>B</sub> | 0 <sub>B</sub> | 0 <sub>B</sub> | C                                             | D  | E  | F  | 0  | 1  | 2  | 3  | 4  | 5  | 6  | 7  | 8  | 9  | A  | B  |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |  |  |  |
| 32 | seq | 0 <sub>B</sub> | 0 <sub>B</sub> | 0 <sub>B</sub> | 0 <sub>B</sub> | 0 <sub>B</sub> | 0                                             | 1  | 2  | 3  | 4  | 5  | 6  | 7  | 8  | 9  | A  | B  | C  | D  | E  | F  | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 1A | 1B | 1C | 1D | 1E | 1F |  |  |  |
|    |     | 0 <sub>B</sub> | 0 <sub>B</sub> | 1 <sub>B</sub> | 0 <sub>B</sub> | 0 <sub>B</sub> | 4                                             | 5  | 6  | 7  | 8  | 9  | A  | B  | C  | D  | E  | F  | 0  | 1  | 2  | 3  | 14 | 15 | 16 | 17 | 18 | 19 | 1A | 1B | 1C | 1D | 1E | 1F | 10 | 11 | 12 | 13 |  |  |  |
|    |     | 0 <sub>B</sub> | 1 <sub>B</sub> | 0 <sub>B</sub> | 0 <sub>B</sub> | 0 <sub>B</sub> | 8                                             | 9  | A  | B  | C  | D  | E  | F  | 0  | 1  | 2  | 3  | 4  | 5  | 6  | 7  | 18 | 19 | 1A | 1B | 1C | 1D | 1E | 1F | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 |  |  |  |
|    |     | 0 <sub>B</sub> | 1 <sub>B</sub> | 1 <sub>B</sub> | 0 <sub>B</sub> | 0 <sub>B</sub> | C                                             | D  | E  | F  | 0  | 1  | 2  | 3  | 4  | 5  | 6  | 7  | 8  | 9  | A  | B  | 1C | 1D | 1E | 1F | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 1A | 1B |  |  |  |
|    |     | 1 <sub>B</sub> | 0 <sub>B</sub> | 0 <sub>B</sub> | 0 <sub>B</sub> | 0 <sub>B</sub> | 10                                            | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 1A | 1B | 1C | 1D | 1E | 1F | 0  | 1  | 2  | 3  | 4  | 5  | 6  | 7  | 8  | 9  | A  | B  | C  | D  | E  | F  |  |  |  |
|    |     | 1 <sub>B</sub> | 0 <sub>B</sub> | 1 <sub>B</sub> | 0 <sub>B</sub> | 0 <sub>B</sub> | 14                                            | 15 | 16 | 17 | 18 | 19 | 1A | 1B | 1C | 1D | 1E | 1F | 10 | 11 | 12 | 13 | 4  | 5  | 6  | 7  | 8  | 9  | A  | B  | C  | D  | E  | F  | 0  | 1  | 2  | 3  |  |  |  |
|    |     | 1 <sub>B</sub> | 1 <sub>B</sub> | 0 <sub>B</sub> | 0 <sub>B</sub> | 0 <sub>B</sub> | 18                                            | 19 | 1A | 1B | 1C | 1D | 1E | 1F | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 8  | 9  | A  | B  | C  | D  | E  | F  | 0  | 1  | 2  | 3  | 4  | 5  | 6  | 7  |  |  |  |
|    |     | 1 <sub>B</sub> | 1 <sub>B</sub> | 1 <sub>B</sub> | 0 <sub>B</sub> | 0 <sub>B</sub> | 1C                                            | 1D | 1E | 1F | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 1A | 1B | C  | D  | E  | F  | 0  | 1  | 2  | 3  | 4  | 5  | 6  | 7  | 8  | 9  | A  | B  |  |  |  |

## NOTE :

- 1) C0-C1 are assumed to be '0', and are not transmitted on the command bus.  
 2) The starting burst address is on 64-bit (4n) boundaries.

[Table 6] Burst Sequence for Write

| BL | BT  | C4 | C3 | C2 | C1 | C0 | Burst Cycle Number and Burst Address Sequence |   |   |   |   |   |   |   |   |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |  |  |  |  |  |  |  |
|----|-----|----|----|----|----|----|-----------------------------------------------|---|---|---|---|---|---|---|---|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|--|--|--|--|--|--|--|
|    |     |    |    |    |    |    | 1                                             | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 | 32 |    |  |  |  |  |  |  |  |
| 16 | seq | V  | 0  | 0  | 0  | 0  | 0                                             | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9  | A  | B  | C  | D  | E  | F  |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |  |  |  |  |  |  |  |
| 32 | seq | 0  | 0  | 0  | 0  | 0  | 0                                             | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8  | 9  | A  | B  | C  | D  | E  | F  | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 1A | 1B | 1C | 1D | 1E | 1F |  |  |  |  |  |  |  |

## NOTE :

- 1) C0-C1 are assumed to be '0', and are not transmitted on the command bus.  
 2) The starting address is on 256-bit (16n) boundaries for Burst length 16.  
 3) The starting address is on 512-bit (32n) boundaries for Burst length 32.  
 4) C2-C3 shall be set to '0' for all Write operations.

MR2\_Device Feature 2 (MA<7:0> = 02<sub>H</sub>):

| OP7    | OP6 | OP5 | OP4 | OP3 | OP2 | OP1 | OP0 |
|--------|-----|-----|-----|-----|-----|-----|-----|
| WR Lev | WLS | WL  |     |     | RL  |     |     |

| Function                   | Register Type | Operand | Data                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | Notes |
|----------------------------|---------------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------|
| RL<br>(Read latency)       | Write-only    | OP[2:0] | <b>DBI Disabled (MR3 OP[6]=0<sub>B</sub>)</b><br><b>000<sub>B</sub>:</b> RL=6, nRTP=8 (Default)<br><b>001<sub>B</sub>:</b> RL=10, nRTP=8<br><b>010<sub>B</sub>:</b> RL=16, nRTP=8<br><b>011<sub>B</sub>:</b> RL=22, nRTP=8<br><b>100<sub>B</sub>:</b> RL=26, nRTP=10<br><b>101<sub>B</sub>:</b> RL=32, nRTP=12<br><b>110<sub>B</sub>:</b> RL=36, nRTP=14<br><b>111<sub>B</sub>:</b> RL=40, nRTP=16<br><br><b>DBI Enabled (MR3 OP[6]=1<sub>B</sub>)</b><br><b>000<sub>B</sub>:</b> RL= 6, nRTP=8<br><b>001<sub>B</sub>:</b> RL= 12, nRTP=8<br><b>010<sub>B</sub>:</b> RL= 18, nRTP=8<br><b>011<sub>B</sub>:</b> RL= 24, nRTP=8<br><b>100<sub>B</sub>:</b> RL= 30, nRTP=10<br><b>101<sub>B</sub>:</b> RL= 36, nRTP=12<br><b>110<sub>B</sub>:</b> RL= 40, nRTP=14<br><b>111<sub>B</sub>:</b> RL= 44, nRTP=16 | 1,3,4 |
| WL<br>(Write latency)      |               | OP[5:3] | <b>WL Set "A" (MR2 OP[6]=0<sub>B</sub>)</b><br><b>000<sub>B</sub>:</b> WL=4 (Default)<br><b>001<sub>B</sub>:</b> WL=6<br><b>010<sub>B</sub>:</b> WL=8<br><b>011<sub>B</sub>:</b> WL=10<br><b>100<sub>B</sub>:</b> WL=12<br><b>101<sub>B</sub>:</b> WL=14<br><b>110<sub>B</sub>:</b> WL=16<br><b>111<sub>B</sub>:</b> WL=18<br><br><b>WL Set "B" (MR2 OP[6]=1<sub>B</sub>)</b><br><b>000<sub>B</sub>:</b> WL=4<br><b>001<sub>B</sub>:</b> WL=8<br><b>010<sub>B</sub>:</b> WL=12<br><b>011<sub>B</sub>:</b> WL=18<br><b>100<sub>B</sub>:</b> WL=22<br><b>101<sub>B</sub>:</b> WL=26<br><b>110<sub>B</sub>:</b> WL=30<br><b>111<sub>B</sub>:</b> WL=34                                                                                                                                                       | 1,3,4 |
| WLS<br>(Write latency set) |               | OP[6]   | <b>0<sub>B</sub>:</b> WL Set "A" (default)<br><b>1<sub>B</sub>:</b> WL Set "B"                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            | 1,3,4 |
| WR Leveling                |               | OP[7]   | <b>0<sub>B</sub>:</b> Disabled (default)<br><b>1<sub>B</sub>:</b> Enabled                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 | 2     |

## NOTE :

- 1) See Latency Code Frequency Table for allowable frequency ranges for RL/WL/nWR/nRTP.
- 2) After a MRW to set the Write Leveling Enable bit (OP[7]=1<sub>B</sub>), the LPDDR4X-SDRAM device remains in the MRW state until another MRW command clears the bit (OP[7]=0<sub>B</sub>). No other commands are allowed until the Write Leveling Enable bit is cleared.
- 3) There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address, or read from with an MRR command to this address.
- 4) There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device, and may be changed without affecting device operation.

MR3\_I/O Configuration 1 (MA<7:0> = 03<sub>H</sub>):

| OP7    | OP6    | OP5  | OP4 | OP3 | OP2  | OP1    | OP0    |
|--------|--------|------|-----|-----|------|--------|--------|
| DBI-WR | DBI-RD | PDDS |     |     | PPRP | WR PST | PU-CAL |

| Function                              | Register Type | Operand | Data                                                                                                                                                                                                                                                                                    | Notes |
|---------------------------------------|---------------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------|
| PU-Cal<br>(Pull-up Calibration Point) | Write-only    | OP[0]   | <b>0<sub>B</sub></b> : V <sub>DDQ</sub> ×0.6<br><b>1<sub>B</sub></b> : V <sub>DDQ</sub> ×0.5 (default)                                                                                                                                                                                  | 1,4   |
| WR PST<br>(WR Post-Amble Length)      |               | OP[1]   | <b>0<sub>B</sub></b> : WR Post-amble = 0.5×tCK (default)<br><b>1<sub>B</sub></b> : WR Post-amble = 1.5×tCK (Vendor specific function)                                                                                                                                                   | 2,3,5 |
| Post Package Repair Protection        |               | OP[2]   | <b>0<sub>B</sub></b> : PPR protection disabled (default)<br><b>1<sub>B</sub></b> : PPR protection enabled                                                                                                                                                                               | 6     |
| PDDS<br>(Pull-Down Drive Strength)    |               | OP[5:3] | <b>000<sub>B</sub></b> : RFU<br><b>001<sub>B</sub></b> : RZQ/1<br><b>010<sub>B</sub></b> : RZQ/2<br><b>011<sub>B</sub></b> : RZQ/3<br><b>100<sub>B</sub></b> : RZQ/4<br><b>101<sub>B</sub></b> : RZQ/5<br><b>110<sub>B</sub></b> : RZQ/6 (default)<br><b>111<sub>B</sub></b> : Reserved | 1,2,3 |
| DBI-RD<br>(DBI-Read Enable)           |               | OP[6]   | <b>0<sub>B</sub></b> : Disabled (default)<br><b>1<sub>B</sub></b> : Enabled                                                                                                                                                                                                             | 2,3   |
| DBI-WR<br>(DBI-Write Enable)          |               | OP[7]   | <b>0<sub>B</sub></b> : Disabled (default)<br><b>1<sub>B</sub></b> : Enabled                                                                                                                                                                                                             | 2,3   |

## NOTE :

- 1) All values are "typical". The actual value after calibration will be within the specified tolerance for a given voltage and temperature. Re-calibration may be required as voltage and temperature vary.
- 2) There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address, or read from with an MRR command to this address.
- 3) There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device, and may be changed without affecting device operation.
- 4) For dual channel devices, PU-CAL setting is required as the same value for both Ch.A and Ch.B before issuing ZQ Cal start command.
- 5) Refer to the supplier data sheet for vendor specific function. 1.5×tCK apply > 1.6GHz clock.
- 6) If MR3 OP[2] is set to 1b then PPR protection mode is enabled. The PPR Protection bit is a sticky bit and can only be set to 0b by a power on reset.  
MR4 OP[4] controls entry to PPR Mode. If PPR protection is enabled then DRAM will not allow writing of 1 to MR4 OP[4].



MR4\_Refresh rate (MA<7:0> = 04<sub>H</sub>)

| OP7 | OP6            | OP5 | OP4  | OP3      | OP2          | OP1 | OP0 |
|-----|----------------|-----|------|----------|--------------|-----|-----|
| TUF | Thermal Offset |     | PPRE | SR Abort | Refresh Rate |     |     |

| Function                                     | Register Type | Operand | Data                                                                                                                                                                                                                                                                                                                                                                                                                                          | Notes            |
|----------------------------------------------|---------------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------|
| Refresh Rate                                 | Read-only     | OP[2:0] | <b>000<sub>B</sub></b> : SDRAM Low temperature operating limit exceeded<br><b>001<sub>B</sub></b> : 4x refresh<br><b>010<sub>B</sub></b> : 2x refresh<br><b>011<sub>B</sub></b> : 1x refresh (default)<br><b>100<sub>B</sub></b> : 0.5x refresh<br><b>101<sub>B</sub></b> : 0.25x refresh, no de-rating<br><b>110<sub>B</sub></b> : 0.25x refresh, with de-rating<br><b>111<sub>B</sub></b> : SDRAM High temperature operating limit exceeded | 1,2,3,4<br>7,8,9 |
| SR Abort<br>(Self Refresh Abort)             | Write-only    | OP[3]   | <b>0<sub>B</sub></b> : Disable (default)<br><b>1<sub>B</sub></b> : Enable                                                                                                                                                                                                                                                                                                                                                                     | 9,11             |
| PPRE<br>(Post-package repair entry/exit)     | Write-only    | OP[4]   | <b>0<sub>B</sub></b> : Exit PPR mode (default)<br><b>1<sub>B</sub></b> : Enter PPR mode                                                                                                                                                                                                                                                                                                                                                       | 5,9              |
| Thermal Offset<br>(Vender Specific Function) | Write-only    | OP[6:5] | <b>00<sub>B</sub></b> : No offset, 0~5°C gradient (default)<br><b>01<sub>B</sub></b> : 5°C offset, 5~10°C gradient<br><b>10<sub>B</sub></b> : 10°C offset, 10~15°C gradient<br><b>11<sub>B</sub></b> : Reserved                                                                                                                                                                                                                               | 10               |
| TUF (Temperature Update Flag)                | Read-only     | OP[7]   | <b>0<sub>B</sub></b> : No change in OP[2:0] since last MR4 read (default)<br><b>1<sub>B</sub></b> : Change in OP[2:0] since last MR4 read                                                                                                                                                                                                                                                                                                     | 6,7,8            |

- NOTE :**
- 1) The refresh rate for each MR4 OP[2:0] setting applies to tREFI, tREFIpb and tREFW. OP[2:0]=011<sub>B</sub> corresponds to a device temperature of 85°C. Other values require either a longer (2x, 4x) refresh interval at lower temperatures, or a shorter (0.5x, 0.25x) refresh interval at higher temperatures. If OP[2]=1<sub>B</sub>, the device temperature is greater than 85°C.
  - 2) At higher temperatures (>85°C), AC timing derating may be required. If derating is required the LPDDR4X-SDRAM will set OP[2:0]=110<sub>B</sub>. See derating timing requirements in the AC Timing section.
  - 3) DRAM vendors may or may not report all of the possible settings over the operating temperature range of the device. Each vendor guarantees that their device will work at any temperature within the range using the refresh interval requested by their device.
  - 4) The device may not operate properly when OP[2:0]=000<sub>B</sub> or 111<sub>B</sub>.
  - 5) Post-package repair can be entered or exited by writing to OP[4].
  - 6) When OP[7]=1<sub>B</sub>, the refresh rate reported in OP[2:0] has changed since the last MR4 read. A mode register read from MR4 will reset OP[7] to '0'.
  - 7) OP[7]=0<sub>B</sub> at power-up. OP[2:0] bits are valid after initialization sequence (Te).
  - 8) See the section on "Temperature Sensor" for information on the recommended frequency of reading MR4.
  - 9) OP[6:3] bits that can be written in this register. All other bits will be ignored by the DRAM during a MRW to this register.
  - 10) Refer to the supplier data sheet for vender specific function.
  - 11) Self refresh abort feature is available for higher density devices starting with 12Gb device.

MR5\_Basic Configuration 1 (MA<7:0> = 05<sub>H</sub>):

| OP7                     | OP6 | OP5 | OP4 | OP3 | OP2 | OP1 | OP0 |
|-------------------------|-----|-----|-----|-----|-----|-----|-----|
| LPDDR4X Manufacturer ID |     |     |     |     |     |     |     |

| Function                | Register Type | Operand | Data                                   | Notes |
|-------------------------|---------------|---------|----------------------------------------|-------|
| LPDDR4X Manufacturer ID | Read-only     | OP[7:0] | <b>0000 0001<sub>B</sub></b> : Samsung |       |

MR6\_Basic Configuration 2 (MA<7:0> = 06<sub>H</sub>):

| OP7           | OP6 | OP5 | OP4 | OP3 | OP2 | OP1 | OP0 |
|---------------|-----|-----|-----|-----|-----|-----|-----|
| Revision ID-1 |     |     |     |     |     |     |     |

| Function              | Register Type | Operand | Data                                     | Notes |
|-----------------------|---------------|---------|------------------------------------------|-------|
| LPDDR4X Revision ID-1 | Read-only     | OP[7:0] | <b>0000 1000<sub>B</sub></b> : I-version | 1     |

- NOTE :**
- 1) MR6 is vendor specific.

**MR7\_Basic Configuration 3 (MA<7:0> = 07<sub>H</sub>):**

| OP7           | OP6 | OP5 | OP4 | OP3 | OP2 | OP1 | OP0 |
|---------------|-----|-----|-----|-----|-----|-----|-----|
| Revision ID-2 |     |     |     |     |     |     |     |

| Function              | Register Type | Operand | Data                   | Notes |
|-----------------------|---------------|---------|------------------------|-------|
| LPDDR4X Revision ID-2 | Read-only     | OP[7:0] | 0000 0000 <sub>B</sub> | 1     |

**NOTE :**  
1) MR7 is vendor specific.

**MR8\_Basic Configuration 4 (MA<7:0> = 08<sub>H</sub>) :**

| OP7       | OP6 | OP5     | OP4 | OP3 | OP2 | OP1  | OP0 |
|-----------|-----|---------|-----|-----|-----|------|-----|
| I/O width |     | Density |     |     |     | Type |     |

| Function  | Register Type | Operand | Data                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | Notes |
|-----------|---------------|---------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------|
| Type      | Read-only     | OP[1:0] | 00 <sub>B</sub> : LPDDR4 S16 SDRAM (16n pre-fetch) Standard VDDQ(1.1V) only<br>10 <sub>B</sub> : LPDDR4X S16 SDRAM (16n pre-fetch) LOW VDDQ(0.6V) support only<br>All Others: Reserved                                                                                                                                                                                                                                                                                                                                        |       |
| Density   |               | OP[5:2] | 0000 <sub>B</sub> : 4Gb dual channel die / 2Gb single channel die<br>0001 <sub>B</sub> : 6Gb dual channel die / 3Gb single channel die<br>0010 <sub>B</sub> : 8Gb dual channel die / 4Gb single channel die<br>0011 <sub>B</sub> : 12Gb dual channel die / 6Gb single channel die<br>0100 <sub>B</sub> : 16Gb dual channel die / 8Gb single channel die<br>0101 <sub>B</sub> : 24Gb dual channel die / 12Gb single channel die<br>0110 <sub>B</sub> : 32Gb dual channel die / 16Gb single channel die<br>All Others: Reserved |       |
| I/O width |               | OP[7:6] | 00 <sub>B</sub> : x16 (per channel)<br>01 <sub>B</sub> : x8 (per channel)<br>All Others : Reserved                                                                                                                                                                                                                                                                                                                                                                                                                            |       |

**MR9\_Test Mode (MA<7:0> = 09<sub>H</sub>):**

| OP7                           | OP6 | OP5 | OP4 | OP3 | OP2 | OP1 | OP0 |
|-------------------------------|-----|-----|-----|-----|-----|-----|-----|
| Vendor-specific Test Register |     |     |     |     |     |     |     |

**NOTE :**  
1) Only 00<sub>H</sub> should be written to this register.

**MR10\_IO Calibration (MA<7:0> = 0A<sub>H</sub>):**

| OP7   | OP6 | OP5 | OP4 | OP3 | OP2 | OP1 | OP0      |
|-------|-----|-----|-----|-----|-----|-----|----------|
| (RFU) |     |     |     |     |     |     | ZQ-Reset |

| Function | Register Type | Operand | Data                                                                     | Notes |
|----------|---------------|---------|--------------------------------------------------------------------------|-------|
| ZQ-Reset | Write-only    | OP[0]   | 0 <sub>B</sub> : Normal Operation (Default)<br>1 <sub>B</sub> : ZQ Reset | 1,2   |

**NOTE :**  
1) See ZQCal Timing Parameters for calibration latency and timing in AC Timing table.  
2) If the ZQ-pin is connected to V<sub>DDQ</sub> through RZQ, either the ZQ calibration function or default calibration (via ZQ-Reset) is supported. If the ZQ-pin is connected to V<sub>SS</sub>, the device operates with default calibration, and ZQ calibration commands are ignored. In both cases, the ZQ connection shall not change after power is applied to the device.

MR11\_ODT Feature (MA<7:0> = 0B<sub>H</sub>):

| OP7   | OP6    | OP5 | OP4 | OP3   | OP2    | OP1 | OP0 |
|-------|--------|-----|-----|-------|--------|-----|-----|
| (RFU) | CA ODT |     |     | (RFU) | DQ ODT |     |     |

| Function                                       | Register Type | Operand | Data                                                                                                                                                                                                                                                                                   | Notes |
|------------------------------------------------|---------------|---------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------|
| DQ ODT<br>(DQ Bus Receiver On-Die-Termination) | Write-only    | OP[2:0] | <b>000<sub>B</sub></b> : Disable (Default)<br><b>001<sub>B</sub></b> : RZQ/1<br><b>010<sub>B</sub></b> : RZQ/2<br><b>011<sub>B</sub></b> : RZQ/3<br><b>100<sub>B</sub></b> : RZQ/4<br><b>101<sub>B</sub></b> : RZQ/5<br><b>110<sub>B</sub></b> : RZQ/6<br><b>111<sub>B</sub></b> : RFU | 1,2,3 |
| CA ODT<br>(CA Bus Receiver On-Die-Termination) |               | OP[6:4] | <b>000<sub>B</sub></b> : Disable (Default)<br><b>001<sub>B</sub></b> : RZQ/1<br><b>010<sub>B</sub></b> : RZQ/2<br><b>011<sub>B</sub></b> : RZQ/3<br><b>100<sub>B</sub></b> : RZQ/4<br><b>101<sub>B</sub></b> : RZQ/5<br><b>110<sub>B</sub></b> : RZQ/6<br><b>111<sub>B</sub></b> : RFU | 1,2,3 |

NOTE :

- 1) All values are "typical". The actual value after calibration will be within the specified tolerance for a given voltage and temperature. Re-calibration may be required as voltage and temperature vary.
- 2) There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address, or read from with an MRR command to this address.
- 3) There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device, and may be changed without affecting device operation.

SAMSUNG

gary.pang@avp-electronics.com

**MR12\_V<sub>REF(CA)</sub> Setting/Range (MA<7:0> = 0C<sub>H</sub>):**

| OP7      | OP6   | OP5                  | OP4 | OP3 | OP2 | OP1 | OP0 |
|----------|-------|----------------------|-----|-----|-----|-----|-----|
| CBT Mode | VR-CA | V <sub>REF(CA)</sub> |     |     |     |     |     |

| Function                                               | Register Type | Operand | Data                                                                                                                       | Notes     |
|--------------------------------------------------------|---------------|---------|----------------------------------------------------------------------------------------------------------------------------|-----------|
| V <sub>REF(CA)</sub><br>(V <sub>REF(CA)</sub> Setting) | Read/Write    | OP[5:0] | 000000 <sub>B</sub> :<br>-- Thru .<br>110010 <sub>B</sub> : See table below<br>All Others: Reserved                        | 1,2,3,5,6 |
| VR-CA<br>(V <sub>REF(CA)</sub> Range)                  |               | OP[6]   | 0 <sub>B</sub> : V <sub>REF(CA)</sub> Range[0] enabled<br>1 <sub>B</sub> : V <sub>REF(CA)</sub> Range[1] enabled (default) | 1,2,4,5,6 |
| CBT Mode for Byte Mode                                 |               | OP[7]   | 0 <sub>B</sub> : Mode1 (default)<br>1 <sub>B</sub> : Mode2                                                                 | 7         |

**NOTE :**

- 1) This register controls the V<sub>REF(CA)</sub> levels. Refer to Table 12, VREF Settings for Range[0] and Range[1].
- 2) A read to this register places the contents of OP[7:0] on DQ[7:0]. Any RFU bits and unused DQ's shall be set to '0'. See the section on MRR Operation.
- 3) A write to OP[5:0] sets the internal V<sub>REF(CA)</sub> level for FSP[0] when MR13 OP[6]=0<sub>B</sub>, or sets FSP[1] when MR13 OP[6]=1<sub>B</sub>. The time required for V<sub>REF(CA)</sub> to reach the set level depends on the step size from the current level to the new level. See the section on V<sub>REF(CA)</sub> training for more information.
- 4) A write to OP[6] switches the LPDDR4X-SDRAM between two internal V<sub>REF(CA)</sub> ranges. The range (Range[0] or Range[1]) must be selected when setting the V<sub>REF(CA)</sub> register. The value, once set, will be retained until overwritten, or until the next power-on or RESET event.
- 5) There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address, or read from with an MRR command to this address.
- 6) There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device, and may be changed without affecting device operation.
- 7) This field can be activated in only Byte Mode: x8 2ch. Device.

**[Table 7] V<sub>REF</sub> Settings for Range[0] and Range[1]**

| Function                                 | Operand | Range[0] Values (%of V <sub>DDQ</sub> ) |                             | Range[1] Values (%of V <sub>DDQ</sub> ) |                                       | Notes |
|------------------------------------------|---------|-----------------------------------------|-----------------------------|-----------------------------------------|---------------------------------------|-------|
| V <sub>REF</sub><br>Settings for<br>MR12 | OP[5:0] | 000000 <sub>B</sub> : 15.0%             | 011010 <sub>B</sub> : 30.5% | 000000 <sub>B</sub> : 32.9%             | 011010 <sub>B</sub> : 48.5%           | 1,2,3 |
|                                          |         | 000001 <sub>B</sub> : 15.6%             | 011011 <sub>B</sub> : 31.1% | 000001 <sub>B</sub> : 33.5%             | 011011 <sub>B</sub> : 49.1%           |       |
|                                          |         | 000010 <sub>B</sub> : 16.2%             | 011100 <sub>B</sub> : 31.7% | 000010 <sub>B</sub> : 34.1%             | 011100 <sub>B</sub> : 49.7%           |       |
|                                          |         | 000011 <sub>B</sub> : 16.8%             | 011101 <sub>B</sub> : 32.3% | 000011 <sub>B</sub> : 34.7%             | 011101 <sub>B</sub> : 50.3% (Default) |       |
|                                          |         | 000100 <sub>B</sub> : 17.4%             | 011110 <sub>B</sub> : 32.9% | 000100 <sub>B</sub> : 35.3%             | 011110 <sub>B</sub> : 50.9%           |       |
|                                          |         | 000101 <sub>B</sub> : 18.0%             | 011111 <sub>B</sub> : 33.5% | 000101 <sub>B</sub> : 35.9%             | 011111 <sub>B</sub> : 51.5%           |       |
|                                          |         | 000110 <sub>B</sub> : 18.6%             | 100000 <sub>B</sub> : 34.1% | 000110 <sub>B</sub> : 36.5%             | 100000 <sub>B</sub> : 52.1%           |       |
|                                          |         | 000111 <sub>B</sub> : 19.2%             | 100001 <sub>B</sub> : 34.7% | 000111 <sub>B</sub> : 37.1%             | 100001 <sub>B</sub> : 52.7%           |       |
|                                          |         | 001000 <sub>B</sub> : 19.8%             | 100010 <sub>B</sub> : 35.3% | 001000 <sub>B</sub> : 37.7%             | 100010 <sub>B</sub> : 53.3%           |       |
|                                          |         | 001001 <sub>B</sub> : 20.4%             | 100011 <sub>B</sub> : 35.9% | 001001 <sub>B</sub> : 38.3%             | 100011 <sub>B</sub> : 53.9%           |       |
|                                          |         | 001010 <sub>B</sub> : 21.0%             | 100100 <sub>B</sub> : 36.5% | 001010 <sub>B</sub> : 38.9%             | 100100 <sub>B</sub> : 54.5%           |       |
|                                          |         | 001011 <sub>B</sub> : 21.6%             | 100101 <sub>B</sub> : 37.1% | 001011 <sub>B</sub> : 39.5%             | 100101 <sub>B</sub> : 55.1%           |       |
|                                          |         | 001100 <sub>B</sub> : 22.2%             | 100110 <sub>B</sub> : 37.7% | 001100 <sub>B</sub> : 40.1%             | 100110 <sub>B</sub> : 55.7%           |       |
|                                          |         | 001101 <sub>B</sub> : 22.8%             | 100111 <sub>B</sub> : 38.3% | 001101 <sub>B</sub> : 40.7%             | 100111 <sub>B</sub> : 56.3%           |       |
|                                          |         | 001110 <sub>B</sub> : 23.4%             | 101000 <sub>B</sub> : 38.9% | 001110 <sub>B</sub> : 41.3%             | 101000 <sub>B</sub> : 56.9%           |       |
|                                          |         | 001111 <sub>B</sub> : 24.0%             | 101001 <sub>B</sub> : 39.5% | 001111 <sub>B</sub> : 41.9%             | 101001 <sub>B</sub> : 57.5%           |       |
|                                          |         | 010000 <sub>B</sub> : 24.6%             | 101010 <sub>B</sub> : 40.1% | 010000 <sub>B</sub> : 42.5%             | 101010 <sub>B</sub> : 58.1%           |       |
|                                          |         | 010001 <sub>B</sub> : 25.1%             | 101011 <sub>B</sub> : 40.7% | 010001 <sub>B</sub> : 43.1%             | 101011 <sub>B</sub> : 58.7%           |       |
|                                          |         | 010010 <sub>B</sub> : 25.7%             | 101100 <sub>B</sub> : 41.3% | 010010 <sub>B</sub> : 43.7%             | 101100 <sub>B</sub> : 59.3%           |       |
|                                          |         | 010011 <sub>B</sub> : 26.3%             | 101101 <sub>B</sub> : 41.9% | 010011 <sub>B</sub> : 44.3%             | 101101 <sub>B</sub> : 59.9%           |       |
|                                          |         | 010100 <sub>B</sub> : 26.9%             | 101110 <sub>B</sub> : 42.5% | 010100 <sub>B</sub> : 44.9%             | 101110 <sub>B</sub> : 60.5%           |       |
|                                          |         | 010101 <sub>B</sub> : 27.5%             | 101111 <sub>B</sub> : 43.1% | 010101 <sub>B</sub> : 45.5%             | 101111 <sub>B</sub> : 61.1%           |       |
|                                          |         | 010110 <sub>B</sub> : 28.1%             | 110000 <sub>B</sub> : 43.7% | 010110 <sub>B</sub> : 46.1%             | 110000 <sub>B</sub> : 61.7%           |       |
|                                          |         | 010111 <sub>B</sub> : 28.7%             | 110001 <sub>B</sub> : 44.3% | 010111 <sub>B</sub> : 46.7%             | 110001 <sub>B</sub> : 62.3%           |       |
|                                          |         | 011000 <sub>B</sub> : 29.3%             | 110010 <sub>B</sub> : 44.9% | 011000 <sub>B</sub> : 47.3%             | 110010 <sub>B</sub> : 62.9%           |       |
|                                          |         | 011001 <sub>B</sub> : 29.9%             | All Others: Reserved        | 011001 <sub>B</sub> : 47.9%             | All Others: Reserved                  |       |

**NOTE:**

- 1) These values may be used for MR12 OP[5:0] to set the V<sub>REF(CA)</sub> levels in the LPDDR4X-SDRAM.
- 2) The range may be selected in the MR12 register by setting OP[6] appropriately.
- 3) The MR12 registers represents either FSP[0] or FSP[1]. Two frequency-set-points each for CA and DQ are provided to allow for faster switching between terminated and un-terminated operation, or between different high-frequency setting which may use different terminations values.

**MR13\_CBT,RPT,VRO,VRCG,RRO,DM\_DIS,FSP-WR, FSP-OP (MA<7:0> = 0D<sub>H</sub>):**

| OP7    | OP6    | OP5 | OP4 | OP3  | OP2 | OP1 | OP0 |
|--------|--------|-----|-----|------|-----|-----|-----|
| FSP-OP | FSP-WR | DMD | RRO | VRCG | VRO | RPT | CBT |

| Function                                       | Register Type | Operand | Data                                                                                                                                                   | Notes |
|------------------------------------------------|---------------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------|-------|
| CBT<br>(Command Bus Training)                  | Write-only    | OP[0]   | <b>0<sub>B</sub></b> : Normal Operation (default)<br><b>1<sub>B</sub></b> : Command Bus Training Mode Enabled                                          | 1     |
| RPT<br>(Read Preamble Training Mode)           |               | OP[1]   | <b>0<sub>B</sub></b> : Disable (default)<br><b>1<sub>B</sub></b> : Enable                                                                              |       |
| VRO<br>(V <sub>REF</sub> Output)               |               | OP[2]   | <b>0<sub>B</sub></b> : Normal operation (default)<br><b>1<sub>B</sub></b> : Output the V <sub>REF(CA)</sub> and V <sub>REF(DQ)</sub> values on DQ bits | 2     |
| VRCG<br>(V <sub>REF</sub> Current Generator)   |               | OP[3]   | <b>0<sub>B</sub></b> : Normal operation (default)<br><b>1<sub>B</sub></b> : V <sub>REF</sub> fast response (high current) mode                         | 3     |
| RRO<br>(Refresh Rate Option)                   |               | OP[4]   | <b>0<sub>B</sub></b> : Disable codes 001 and 010 in MR4 OP[2:0]<br><b>1<sub>B</sub></b> : Enable all codes in MR4 OP[2:0]                              | 4,5   |
| DMD<br>(Data Mask Disable)                     |               | OP[5]   | <b>0<sub>B</sub></b> : Data Mask Operation Enabled (default)<br><b>1<sub>B</sub></b> : Data Mask Operation Disabled                                    | 6     |
| FSP-WR<br>(Frequency Set Point Write/Read)     |               | OP[6]   | <b>0<sub>B</sub></b> : Frequency-Set-Point [0] (default)<br><b>1<sub>B</sub></b> : Frequency-Set-Point [1]                                             | 7     |
| FSP-OP<br>(Frequency Set Point Operation Mode) |               | OP[7]   | <b>0<sub>B</sub></b> : Frequency-Set-Point [0] (default)<br><b>1<sub>B</sub></b> : Frequency-Set-Point [1]                                             | 8     |

**NOTE :**

- 1) A write to set OP[0]=1<sub>B</sub> causes the LPDDR4X-SDRAM to enter the Command Bus training mode. When OP[0]=1<sub>B</sub> and CKE goes LOW, commands are ignored and the contents of CA[5:0] are mapped to the DQ bus. CKE must be brought HIGH before doing a MRW to clear this bit (OP[0]=0<sub>B</sub>) and return to normal operation. See the Command Bus Training section for more information.
- 2) When set, the LPDDR4X-SDRAM will output the V<sub>REF(CA)</sub> and V<sub>REF(DQ)</sub> voltages on DQ pins. Only the "active" frequency-set-point, as defined by MR13 OP[7], will be output on the DQ pins. This function allows an external test system to measure the internal VREF levels. The DQ pins used for V<sub>REF</sub> output are vendor specific.
- 3) When OP[3]=1<sub>B</sub>, the V<sub>REF</sub> circuit uses a high-current mode to improve V<sub>REF</sub> settling time.
- 4) MR13 OP[4] RRO bit is valid only when MR0 OP[0]= 1<sub>B</sub>. For LPDDR4X devices with MR0 OP[0] = 0<sub>B</sub>, MR4 OP[2:0] bits are not dependent on MR13 OP4.
- 5) When OP[4] = 0<sub>B</sub>, only 001<sub>B</sub> and 010<sub>B</sub> in MR4 OP[2:0] are disabled. LPDDR4X devices must report 011<sub>B</sub> instead of 001<sub>B</sub> or 010<sub>B</sub> in this case. Controller should follow the refresh mode reported by MR4 OP[2:0], regardless of RRO setting. TCSR function does not depend on RRO setting.
- 6) When enabled (OP[5]=0<sub>B</sub>) data masking is enabled for the device. When disabled (OP[5]=1<sub>B</sub>), masked write command is illegal. See LPDDR4X Data Mask (DM) and Data Bus Inversion (DBI<sub>dc</sub>) Function in operation timing datasheet.
- 7) FSP-WR determines which frequency-set-point registers are accessed with MRW commands for the following functions such as V<sub>REF(CA)</sub> Setting, V<sub>REF(CA)</sub> Range, V<sub>REF(DQ)</sub> Setting, V<sub>REF(DQ)</sub> Range. For more information, refer to Frequency Set Point section in operations and timing spec.
- 8) FSP-OP determines which frequency-set-point register values are currently used to specify device operation for the following functions such as V<sub>REF(CA)</sub> Setting, V<sub>REF(CA)</sub> Range, V<sub>REF(DQ)</sub> Setting, V<sub>REF(DQ)</sub> Range. For more information, refer to Frequency Set Point section in operations and timing spec.

**MR14\_V<sub>REF(DQ)</sub> Setting/Range (MA<7:0> = 0E<sub>H</sub>):**

| OP7   | OP6    | OP5                  | OP4 | OP3 | OP2 | OP1 | OP0 |
|-------|--------|----------------------|-----|-----|-----|-----|-----|
| (RFU) | VR(DQ) | V <sub>REF(DQ)</sub> |     |     |     |     |     |

| Function                                               | Register Type | Operand | Data                                                                                                                         | Notes         |
|--------------------------------------------------------|---------------|---------|------------------------------------------------------------------------------------------------------------------------------|---------------|
| V <sub>REF(DQ)</sub><br>(V <sub>REF(DQ)</sub> Setting) | Read/Write    | OP[5:0] | 000000 <sub>B</sub> :<br>-- Thru .<br>110010 <sub>B</sub> : See table below<br>All Others: Reserved                          | 1,2,3,5,<br>6 |
| V <sub>REF(DQ)</sub><br>(V <sub>REF(DQ)</sub> Range)   |               | OP[6]   | 0 <sub>B</sub> : V <sub>REF(DQ)</sub> Range [0] enabled<br>1 <sub>B</sub> : V <sub>REF(DQ)</sub> Range [1] enabled (default) | 1,2,4,5,<br>6 |

- NOTE :**
- 1) This register controls the V<sub>REF(DQ)</sub> levels for Frequency-Set-Point[1:0]. Values from either VR(DQ)[0] or VR(DQ)[1] may be selected by setting OP[6] appropriately.
  - 2) A read (MRR) to this register places the contents of OP[7:0] on DQ[7:0]. Any RFU bits and unused DQ's shall be set to '0'. See the section on MRR Operation.
  - 3) A write to OP[5:0] sets the internal V<sub>REF(DQ)</sub> level for FSP[0] when MR13 OP[6]=0<sub>B</sub>, or sets FSP[1] when MR13 OP[6]=1<sub>B</sub>. The time required for V<sub>REF(DQ)</sub> to reach the set level depends on the step size from the current level to the new level. See the section on V<sub>REF(DQ)</sub> training for more information.
  - 4) A write to OP[6] switches the LPDDR4X-SDRAM between two internal V<sub>REF(DQ)</sub> ranges. The range (Range[0] or Range[1]) must be selected when setting the V<sub>REF(DQ)</sub> register. The value, once set, will be retained until overwritten, or until the next power-on or RESET event.
  - 5) There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address, or read from with an MRR command to this address.
  - 6) There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device, and may be changed without affecting device operation.

**[Table 8] VREF Settings for Range[0] and Range[1]**

| Function                     | Operand | Range[0] Values (%of VDDQ)  |                             | Range[1] Values (%of VDDQ)  |                                       | Notes |
|------------------------------|---------|-----------------------------|-----------------------------|-----------------------------|---------------------------------------|-------|
| VREF<br>Settings for<br>MR14 | OP[5:0] | 000000 <sub>B</sub> : 15.0% | 011010 <sub>B</sub> : 30.5% | 000000 <sub>B</sub> : 32.9% | 011010 <sub>B</sub> : 48.5%           | 1,2,3 |
|                              |         | 000001 <sub>B</sub> : 15.6% | 011011 <sub>B</sub> : 31.1% | 000001 <sub>B</sub> : 33.5% | 011011 <sub>B</sub> : 49.1%           |       |
|                              |         | 000010 <sub>B</sub> : 16.2% | 011100 <sub>B</sub> : 31.7% | 000010 <sub>B</sub> : 34.1% | 011100 <sub>B</sub> : 49.7%           |       |
|                              |         | 000011 <sub>B</sub> : 16.8% | 011101 <sub>B</sub> : 32.3% | 000011 <sub>B</sub> : 34.7% | 011101 <sub>B</sub> : 50.3% (Default) |       |
|                              |         | 000100 <sub>B</sub> : 17.4% | 011110 <sub>B</sub> : 32.9% | 000100 <sub>B</sub> : 35.3% | 011110 <sub>B</sub> : 50.9%           |       |
|                              |         | 000101 <sub>B</sub> : 18.0% | 011111 <sub>B</sub> : 33.5% | 000101 <sub>B</sub> : 35.9% | 011111 <sub>B</sub> : 51.5%           |       |
|                              |         | 000110 <sub>B</sub> : 18.6% | 100000 <sub>B</sub> : 34.1% | 000110 <sub>B</sub> : 36.5% | 100000 <sub>B</sub> : 52.1%           |       |
|                              |         | 000111 <sub>B</sub> : 19.2% | 100001 <sub>B</sub> : 34.7% | 000111 <sub>B</sub> : 37.1% | 100001 <sub>B</sub> : 52.7%           |       |
|                              |         | 001000 <sub>B</sub> : 19.8% | 100010 <sub>B</sub> : 35.3% | 001000 <sub>B</sub> : 37.7% | 100010 <sub>B</sub> : 53.3%           |       |
|                              |         | 001001 <sub>B</sub> : 20.4% | 100011 <sub>B</sub> : 35.9% | 001001 <sub>B</sub> : 38.3% | 100011 <sub>B</sub> : 53.9%           |       |
|                              |         | 001010 <sub>B</sub> : 21.0% | 100100 <sub>B</sub> : 36.5% | 001010 <sub>B</sub> : 38.9% | 100100 <sub>B</sub> : 54.5%           |       |
|                              |         | 001011 <sub>B</sub> : 21.6% | 100101 <sub>B</sub> : 37.1% | 001011 <sub>B</sub> : 39.5% | 100101 <sub>B</sub> : 55.1%           |       |
|                              |         | 001100 <sub>B</sub> : 22.2% | 100110 <sub>B</sub> : 37.7% | 001100 <sub>B</sub> : 40.1% | 100110 <sub>B</sub> : 55.7%           |       |
|                              |         | 001101 <sub>B</sub> : 22.8% | 100111 <sub>B</sub> : 38.3% | 001101 <sub>B</sub> : 40.7% | 100111 <sub>B</sub> : 56.3%           |       |
|                              |         | 001110 <sub>B</sub> : 23.4% | 101000 <sub>B</sub> : 38.9% | 001110 <sub>B</sub> : 41.3% | 101000 <sub>B</sub> : 56.9%           |       |
|                              |         | 001111 <sub>B</sub> : 24.0% | 101001 <sub>B</sub> : 39.5% | 001111 <sub>B</sub> : 41.9% | 101001 <sub>B</sub> : 57.5%           |       |
|                              |         | 010000 <sub>B</sub> : 24.6% | 101010 <sub>B</sub> : 40.1% | 010000 <sub>B</sub> : 42.5% | 101010 <sub>B</sub> : 58.1%           |       |
|                              |         | 010001 <sub>B</sub> : 25.1% | 101011 <sub>B</sub> : 40.7% | 010001 <sub>B</sub> : 43.1% | 101011 <sub>B</sub> : 58.7%           |       |
|                              |         | 010010 <sub>B</sub> : 25.7% | 101100 <sub>B</sub> : 41.3% | 010010 <sub>B</sub> : 43.7% | 101100 <sub>B</sub> : 59.3%           |       |
|                              |         | 010011 <sub>B</sub> : 26.3% | 101101 <sub>B</sub> : 41.9% | 010011 <sub>B</sub> : 44.3% | 101101 <sub>B</sub> : 59.9%           |       |
|                              |         | 010100 <sub>B</sub> : 26.9% | 101110 <sub>B</sub> : 42.5% | 010100 <sub>B</sub> : 44.9% | 101110 <sub>B</sub> : 60.5%           |       |
|                              |         | 010101 <sub>B</sub> : 27.5% | 101111 <sub>B</sub> : 43.1% | 010101 <sub>B</sub> : 45.5% | 101111 <sub>B</sub> : 61.1%           |       |
|                              |         | 010110 <sub>B</sub> : 28.1% | 110000 <sub>B</sub> : 43.7% | 010110 <sub>B</sub> : 46.1% | 110000 <sub>B</sub> : 61.7%           |       |
|                              |         | 010111 <sub>B</sub> : 28.7% | 110001 <sub>B</sub> : 44.3% | 010111 <sub>B</sub> : 46.7% | 110001 <sub>B</sub> : 62.3%           |       |
|                              |         | 011000 <sub>B</sub> : 29.3% | 110010 <sub>B</sub> : 44.9% | 011000 <sub>B</sub> : 47.3% | 110010 <sub>B</sub> : 62.9%           |       |
|                              |         | 011001 <sub>B</sub> : 29.9% | All Others: Reserved        | 011001 <sub>B</sub> : 47.9% | All Others: Reserved                  |       |

- NOTE:**
- 1) These values may be used for MR14 OP[5:0] to set the V<sub>REF(DQ)</sub> levels in the LPDDR4X-SDRAM.
  - 2) The range may be selected in the MR14 register by setting OP[6] appropriately.
  - 3) The MR14 registers represents either FSP[0] or FSP[1]. Two frequency-set-points each for CA and DQ are provided to allow for faster switching between terminated and un-terminated operation, or between different high-frequency setting which may use different terminations values.

**MR15\_Lower-Byte Invert for DQ Calibration (MA<7:0> = 0F<sub>H</sub>):**

| OP7                                           | OP6 | OP5 | OP4 | OP3 | OP2 | OP1 | OP0 |
|-----------------------------------------------|-----|-----|-----|-----|-----|-----|-----|
| Lower-Byte Invert Register for DQ Calibration |     |     |     |     |     |     |     |

| Function                             | Register Type | Operand | Data                                                                                                                                                                                                                                                                                                                          | Notes |
|--------------------------------------|---------------|---------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------|
| Lower-Byte Invert for DQ Calibration | Write-only    | OP[7:0] | <p>The following values may be written for any operand OP[7:0], and will be applied to the corresponding DQ locations DQ[7:0] within a byte lane:</p> <p><b>0<sub>B</sub></b>: Do not invert<br/> <b>1<sub>B</sub></b>: Invert the DQ Calibration patterns in MR32 and MR40<br/> Default value for OP[7:0]=55<sub>H</sub></p> | 1,2,3 |

**NOTE :**

- 1) This register will invert the DQ Calibration pattern found in MR32 and MR40 for any single DQ, or any combination of DQ's. Example: If MR15 OP[7:0]=00010101<sub>B</sub>, then the DQ Calibration patterns transmitted on DQ[7,6,5,3,1] will not be inverted, but the DQ Calibration patterns transmitted on DQ[4,2,0] will be inverted.
- 2) DMI[0] is not inverted, and always transmits the "true" data contained in MR32/MR40.
- 3) No Data Bus Inversion (DBI) function is enacted during DQ Read Calibration, even if DBI is enabled in MR3-OP[6].

**[Table 9] MR15 Invert Register Pin Mapping**

| PIN  | DQ0 | DQ1 | DQ2 | DQ3 | DMI0      | DQ4 | DQ5 | DQ6 | DQ7 |
|------|-----|-----|-----|-----|-----------|-----|-----|-----|-----|
| MR15 | OP0 | OP1 | OP2 | OP3 | NO-Invert | OP4 | OP5 | OP6 | OP7 |

**MR16\_PASR\_Bank Mask (MA<7:0> = 010<sub>H</sub>):**

| OP7            | OP6 | OP5 | OP4 | OP3 | OP2 | OP1 | OP0 |
|----------------|-----|-----|-----|-----|-----|-----|-----|
| PASR Bank Mask |     |     |     |     |     |     |     |

| Function        | Register Type | Operand | Data                                                                                                                             | Notes |
|-----------------|---------------|---------|----------------------------------------------------------------------------------------------------------------------------------|-------|
| Bank [7:0] Mask | Write-only    | OP[7:0] | <p><b>0<sub>B</sub></b>: Bank Refresh Enabled (default) : Unmasked<br/> <b>1<sub>B</sub></b>: Bank Refresh disabled : Masked</p> | 1     |

| OP | Bank Mask | 8-Bank SDRAM |
|----|-----------|--------------|
| 0  | XXXXXXX1  | Bank 0       |
| 1  | XXXXXXX1X | Bank 1       |
| 2  | XXXXX1XX  | Bank 2       |
| 3  | XXXX1XXX  | Bank 3       |
| 4  | XXX1XXXX  | Bank 4       |
| 5  | XX1XXXXX  | Bank 5       |
| 6  | X1XXXXXX  | Bank 6       |
| 7  | 1XXXXXXX  | Bank 7       |

**NOTE :**

- 1) When a mask bit is asserted (OP[n]=1), refresh to that bank is disabled.
- 2) PASR bank-masking is on a per-channel basis. The two channels on the die may have different bank masking in dual channel devices.

MR17\_PASR Segment Mask (MA<7:0> = 011<sub>H</sub>): for x8 mode

| OP7               | OP6 | OP5 | OP4 | OP3 | OP2 | OP1 | OP0 |
|-------------------|-----|-----|-----|-----|-----|-----|-----|
| PASR Segment Mask |     |     |     |     |     |     |     |

| Function          | Register Type | Operand | Data                                                                                            | Notes |
|-------------------|---------------|---------|-------------------------------------------------------------------------------------------------|-------|
| PASR Segment Mask | Write-only    | OP[7:0] | 0 <sub>B</sub> : Segment Refresh enabled (default)<br>1 <sub>B</sub> : Segment Refresh disabled |       |

| Segment | OP | Segment Mask | 2Gb<br>per channel | 3Gb<br>per channel | 4Gb<br>per channel | 6Gb<br>per channel | 8Gb<br>per channel | 12Gb<br>per channel | 16Gb<br>per channel |
|---------|----|--------------|--------------------|--------------------|--------------------|--------------------|--------------------|---------------------|---------------------|
|         |    |              | R14:12             | R15:13             | R15:13             | R16:14             | R16:14             | R17:15              | R17:15              |
| 0       | 0  | XXXXXXXX1    | 000 <sub>B</sub>   |                    |                    |                    |                    |                     |                     |
| 1       | 1  | XXXXXXXX1X   | 001 <sub>B</sub>   |                    |                    |                    |                    |                     |                     |
| 2       | 2  | XXXXX1XX     | 010 <sub>B</sub>   |                    |                    |                    |                    |                     |                     |
| 3       | 3  | XXXX1XXX     | 011 <sub>B</sub>   |                    |                    |                    |                    |                     |                     |
| 4       | 4  | XXX1XXXX     | 100 <sub>B</sub>   |                    |                    |                    |                    |                     |                     |
| 5       | 5  | XX1XXXXX     | 101 <sub>B</sub>   |                    |                    |                    |                    |                     |                     |
| 6       | 6  | X1XXXXXX     | 110 <sub>B</sub>   | Not<br>Allowed     | 110 <sub>B</sub>   | Not<br>Allowed     | 110 <sub>B</sub>   | Not<br>Allowed      | 110 <sub>B</sub>    |
| 7       | 7  | 1XXXXXXX     | 111 <sub>B</sub>   |                    | 111 <sub>B</sub>   |                    | 111 <sub>B</sub>   |                     | 111 <sub>B</sub>    |

NOTE :

- 1) This table indicates the range of row addresses in each masked segment. "X" is don't care for a particular segment.
- 2) PASR segment-masking is on a per-channel basis. The two channels on the die may have different segment masking.
- 3) For 3Gb, 6Gb and 12Gb per channel densities, OP[7:6] must always be LOW (=00<sub>B</sub>).

SAMSUNG

gary.pang@avp-electronics.com



**MR18\_IT-LSB (MA<7:0> = 12<sub>H</sub>) :**

| OP7                      | OP6 | OP5 | OP4 | OP3 | OP2 | OP1 | OP0 |
|--------------------------|-----|-----|-----|-----|-----|-----|-----|
| DQS Oscillator Count-LSB |     |     |     |     |     |     |     |

| Function                                          | Register Type | Operand | Data                                | Notes |
|---------------------------------------------------|---------------|---------|-------------------------------------|-------|
| DQS Oscillator<br>(WR Training DQS<br>Oscillator) | Read-only     | OP[7:0] | 0-255 LSB DRAM DQS Oscillator Count | 1,2,3 |

**NOTE :**

- 1) MR18 reports the LSB bits of the DRAM DQS Oscillator count. The DRAM DQS Oscillator count value is used to train DQS to the DQ data valid window. The value reported by the DRAM in this mode register can be used by the memory controller to periodically adjust the phase of DQS relative to DQ.
- 2) Both MR18 and MR19 must be read (MRR) and combined to get the value of the DQS Oscillator count.
- 3) A new MPC [Start DQS Oscillator] should be issued to reset the contents of MR18/MR19.

**MR19\_IT-MSB (MA<7:0> = 13<sub>H</sub>) :**

| OP7                      | OP6 | OP5 | OP4 | OP3 | OP2 | OP1 | OP0 |
|--------------------------|-----|-----|-----|-----|-----|-----|-----|
| DQS Oscillator Count-MSB |     |     |     |     |     |     |     |

| Function                                          | Register Type | Operand | Data                                | Notes |
|---------------------------------------------------|---------------|---------|-------------------------------------|-------|
| DQS Oscillator<br>(WR Training DQS<br>Oscillator) | Read-only     | OP[7:0] | 0-255 MSB DRAM DQS Oscillator Count | 1,2,3 |

**NOTE :**

- 1) MR19 reports the MSB bits of the DRAM DQS Oscillator count. The DRAM DQS Oscillator count value is used to train DQS to the DQ data valid window. The value reported by the DRAM in this mode register can be used by the memory controller to periodically adjust the phase of DQS relative to DQ.
- 2) Both MR18 and MR19 must be read (MRR) and combined to get the value of the DQS Oscillator count.
- 3) A new MPC [Start DQS Oscillator] should be issued to reset the contents of MR18/MR19.

SAMSUNG

gary.pang@avp-electronics.com

**MR20\_Upper-Byte Invert for DQ Calibration (MA<7:0> = 14<sub>H</sub>):**

| OP7                                           | OP6 | OP5 | OP4 | OP3 | OP2 | OP1 | OP0 |
|-----------------------------------------------|-----|-----|-----|-----|-----|-----|-----|
| Upper-Byte Invert Register for DQ Calibration |     |     |     |     |     |     |     |

| Function                             | Register Type | Operand | Data                                                                                                                                                                                                                                                                                                                             | Notes |
|--------------------------------------|---------------|---------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------|
| Upper-Byte Invert for DQ Calibration | Write-only    | OP[7:0] | <p>The following values may be written for any operand OP[7:0], and will be applied to the corresponding DQ locations DQ[15:8] within a byte lane:</p> <p><b>0<sub>B</sub></b>: Do not invert<br/> <b>1<sub>B</sub></b>: Invert the DQ Calibration patterns in MR32 and MR40<br/> Default value for OP[7:0] = 55<sub>H</sub></p> | 1,2   |

**NOTE:**

- 1) This register will invert the DQ Calibration pattern found in MR32 and MR40 for any single DQ, or any combination of DQ's. Example: If MR20 OP[7:0]=00010101B, then the DQ Calibration patterns transmitted on DQ[15,14,13,11,9] will not be inverted, but the DQ Calibration patterns transmitted on DQ[12,10,8] will be inverted.
- 2) DMI[1] is not inverted, and always transmits the "true" data contained in MR32/MR40.
- 3) No Data Bus Inversion (DBI) function is enacted during DQ Read Calibration, even if DBI is enabled in MR3-OP[6].

**[Table 10] MR20 Invert Register Pin Mapping**

| PIN  | DQ8 | DQ9 | DQ10 | DQ11 | DMI1      | DQ12 | DQ13 | DQ14 | DQ15 |
|------|-----|-----|------|------|-----------|------|------|------|------|
| MR20 | OP0 | OP1 | OP2  | OP3  | NO-Invert | OP4  | OP5  | OP6  | OP7  |

**MR21\_Low Speed CA Buffer (MA<7:0> = 015<sub>H</sub>):**

| OP7   | OP6 | OP5                 | OP4   | OP3 | OP2 | OP1 | OP0 |
|-------|-----|---------------------|-------|-----|-----|-----|-----|
| (RFU) |     | Low Speed CA buffer | (RFU) |     |     |     |     |

| Function            | Register Type | Operand | Data                                                                                                   | Notes         |
|---------------------|---------------|---------|--------------------------------------------------------------------------------------------------------|---------------|
| Low Speed CA Buffer | Write-only    | OP[5]   | <p><b>0<sub>B</sub></b>: Normal CA Buffer (Default)<br/> <b>1<sub>B</sub></b>: Low Speed CA Buffer</p> | 1,2,3,4,5,6,7 |

**NOTE :**

- 1) Support for the Low Speed CA Buffer feature enabled by MR21 OP[5] is optional. Refer to manufacturer data sheet for availability.
- 2) Low Speed CA Buffer feature can enable lower power for some manufacturers' designs. The maximum clock speed for this mode is vendor-specific, but is not above 800 MHz. Refer to manufacturer data sheet for details.
- 3) There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address.
- 4) There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device, and may be changed without affecting device operation.
- 5) After completing all the other MRW commands to set the values besides MR21 OP[5] setting, MR21 OP[5] can be enabled to "High". Low Power CA Buffer cannot be enabled prior to full device initialization (completion of Step 9 in power up sequence).
- 6) Low speed CA buffer is allowed to be enabled only when CA ODT is disabled.
- 7) SDRAM not supporting Low Speed CA Buffer will ignore MR21 OP[5] setting.

MR22\_Register Information (MA<7:0> = 16H): for LPDDR4X x8 Mode \_2Ch.

| OP7               | OP6              | OP5    | OP4    | OP3    | OP2     | OP1 | OP0 |
|-------------------|------------------|--------|--------|--------|---------|-----|-----|
| x8 ODTD<br>[15:8] | x8 ODTD<br>[7:0] | ODT-CA | ODT-CS | ODT-CK | SoC ODT |     |     |

| Function                                                                       | Register Type | Operand | Data                                                                                                                                                                                                                                                                                                                                                                                                                                               | Notes |
|--------------------------------------------------------------------------------|---------------|---------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------|
| SoC ODT<br>(Controller ODT Value for<br>VOH calibration)                       | Write-only    | OP[2:0] | <b>000<sub>B</sub></b> : Disable (Default)<br><b>001<sub>B</sub></b> : RZQ/1 (illegal if MR3 OP[0]=0 <sub>B</sub> )<br><b>010<sub>B</sub></b> : RZQ/2<br><b>011<sub>B</sub></b> : RZQ/3 (illegal if MR3 OP[0]=0 <sub>B</sub> )<br><b>100<sub>B</sub></b> : RZQ/4<br><b>101<sub>B</sub></b> : RZQ/5 (illegal if MR3 OP[0]=0 <sub>B</sub> )<br><b>110<sub>B</sub></b> : RZQ/6 (illegal if MR3 OP[0]=0 <sub>B</sub> )<br><b>111<sub>B</sub></b> : RFU | 1,2,3 |
| ODT-CK                                                                         |               | OP[3]   | <b>ODT bond PAD is ignored</b><br><b>0<sub>B</sub></b> : ODT-CK Enable (Default)<br><b>1<sub>B</sub></b> : ODT-CK Disable                                                                                                                                                                                                                                                                                                                          | 2,3,4 |
| ODT-CS                                                                         |               | OP[4]   | <b>ODT bond PAD is ignored</b><br><b>0<sub>B</sub></b> : ODT-CS Enable (Default)<br><b>1<sub>B</sub></b> : ODT-CS Disable                                                                                                                                                                                                                                                                                                                          | 2,3,4 |
| ODT-CA                                                                         |               | OP[5]   | <b>ODT bond PAD is ignored</b><br><b>0<sub>B</sub></b> : ODT-CA Enable (default)<br><b>1<sub>B</sub></b> : ODT-CA Disabled                                                                                                                                                                                                                                                                                                                         | 2,3,4 |
| x8 ODTD [7:0]<br>(CA/CLK ODT termina-<br>tion disable,<br>[7:0] Byte select)   |               | OP[6]   | <b>x8_2ch only, [7:0] Byte selected Device</b><br><b>0<sub>B</sub></b> : ODT-CA/CS/CLK follows MR11 OP[6:4] & MR22 OP[5:3] (default)<br><b>1<sub>B</sub></b> : ODT-CS/CA/CLK Disabled                                                                                                                                                                                                                                                              | 2,3,4 |
| x8 ODTD [15:8]<br>(CA/CLK ODT termina-<br>tion disable,<br>[15:8] Byte select) |               | OP[7]   | <b>x8_2ch only, [15:8] Byte selected Device</b><br><b>0<sub>B</sub></b> : ODT-CS/CA/CLK follows MR11 OP[6:4] & MR22 OP[5:3] (default)<br><b>1<sub>B</sub></b> : ODT-CS/CA/CLK Disabled                                                                                                                                                                                                                                                             | 2,3,4 |

- NOTE :**
- 1) All values are "typical".
  - 2) There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address, or read from with an MRR command to this address.
  - 3) There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device, and may be changed without affecting device operation.
  - 4) LPDDR4X device ignore ODT bond PAD.

[Table 11] DRAM PU strength & SoC ODT relation

| VOH CAL<br>(MR3 OP0)                   |              | SoC ODT Value (MR22 OP[2:0]) |                  |                  |                  |                  |                  |                  |                  |
|----------------------------------------|--------------|------------------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|
|                                        |              | 000 <sub>B</sub>             | 001 <sub>B</sub> | 010 <sub>B</sub> | 011 <sub>B</sub> | 100 <sub>B</sub> | 101 <sub>B</sub> | 110 <sub>B</sub> | 111 <sub>B</sub> |
| <b>0<sub>B</sub></b><br>(VOH=VDDQ*3/5) | SoC ODT      | Disable                      | illegal          | RZQ/<br>2=120ohm | illegal          | RZQ/<br>4=60ohm  | illegal          | illegal          | RFU              |
|                                        | DRAM Pull-up | Default                      | N/A              | RZQ/<br>3=80ohm  | N/A              | RZQ/<br>6=40ohm  | N/A              | N/A              | RFU              |
| <b>1<sub>B</sub></b><br>(VOH=VDDQ/2)   | SoC ODT      | Disable                      | RZQ/<br>1=240ohm | RZQ/<br>2=120ohm | RZQ/<br>3=80ohm  | RZQ/<br>4=60ohm  | RZQ/<br>5=48ohm  | RZQ/<br>6=40ohm  | RFU              |
|                                        | DRAM Pull-up | Default                      | RZQ/<br>1=240ohm | RZQ/<br>2=120ohm | RZQ/<br>3=80ohm  | RZQ/<br>4=60ohm  | RZQ/<br>5=48ohm  | RZQ/<br>6=40ohm  | RFU              |

A) There is no corresponding RZQ/x value for 001B,011B,101B,110B when MR3 OP0 = 0B to support 3/5 VDDQ VOH value.

LPDDR4X Byte Mode Device (MR11 OP[6:4] = 000B Case)

[Table 12] Truth Table

| MR22 | ODTD<br>byte mode |       | ODT<br>CA | ODT<br>CS | ODT<br>CK | ODT PAD ignore |    |    |    |    |    |
|------|-------------------|-------|-----------|-----------|-----------|----------------|----|----|----|----|----|
|      |                   |       |           |           |           | CA             |    | CS |    | CK |    |
|      | OP[7]             | OP[6] | OP[5]     | OP[4]     | OP[3]     | 0B             | 1B | 0B | 1B | 0B | 1B |
| LP4X | 0                 | 0     | 0         | 0         | 0         | T              | T  | T  | T  | T  | T  |
|      | 0                 | 0     | 0         | 0         | 1         | T              | T  | T  | T  |    |    |
|      | 0                 | 0     | 0         | 1         | 0         | T              | T  |    |    | T  | T  |
|      | 0                 | 0     | 0         | 1         | 1         | T              | T  |    |    |    |    |
|      | 0                 | 0     | 1         | 0         | 0         |                |    | T  | T  | T  | T  |
|      | 0                 | 0     | 1         | 0         | 1         |                |    | T  | T  |    |    |
|      | 0                 | 0     | 1         | 1         | 0         |                |    |    |    | T  | T  |
|      | 0                 | 0     | 1         | 1         | 1         |                |    |    |    |    |    |
|      | 0                 | 1     | 0         | 0         | 0         |                | T  |    | T  |    | T  |
|      | 0                 | 1     | 0         | 0         | 1         |                | T  |    | T  |    |    |
|      | 0                 | 1     | 0         | 1         | 0         |                | T  |    |    |    | T  |
|      | 0                 | 1     | 0         | 1         | 1         |                | T  |    |    |    |    |
|      | 0                 | 1     | 1         | 0         | 0         |                |    |    | T  |    | T  |
|      | 0                 | 1     | 1         | 0         | 1         |                |    |    | T  |    |    |
|      | 0                 | 1     | 1         | 1         | 0         |                |    |    |    |    | T  |
|      | 0                 | 1     | 1         | 1         | 1         |                |    |    |    |    |    |
|      | 1                 | 0     | 0         | 0         | 0         | T              |    | T  |    | T  |    |
|      | 1                 | 0     | 0         | 0         | 1         | T              |    | T  |    |    |    |
|      | 1                 | 0     | 0         | 1         | 0         | T              |    |    |    | T  |    |
|      | 1                 | 0     | 0         | 1         | 1         | T              |    |    |    |    |    |
|      | 1                 | 0     | 1         | 0         | 0         |                |    | T  |    | T  |    |
|      | 1                 | 0     | 1         | 0         | 1         |                |    | T  |    |    |    |
|      | 1                 | 0     | 1         | 1         | 0         |                |    |    |    | T  |    |
|      | 1                 | 0     | 1         | 1         | 1         |                |    |    |    |    |    |

NOTE :

1) T means "terminated" condition. Blank is "un-terminated".

**MR23\_DQS Interval Timer Run Time (MA<7:0> = 17<sub>H</sub>):**

| OP7                                 | OP6 | OP5 | OP4 | OP3 | OP2 | OP1 | OP0 |
|-------------------------------------|-----|-----|-----|-----|-----|-----|-----|
| DQS interval timer run time setting |     |     |     |     |     |     |     |

| Function                    | Register Type | Operand | Data                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    | Notes |
|-----------------------------|---------------|---------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------|
| DQS interval timer run time | Write-only    | OP[7:0] | <b>00000000<sub>B</sub></b> : DQS interval timer stop via MPC Command ( <b>Default</b> )<br><b>00000001<sub>B</sub></b> : DQS timer stops automatically at 16 <sup>th</sup> clocks after timer start<br><b>00000010<sub>B</sub></b> : DQS timer stops automatically at 32 <sup>nd</sup> clocks after timer start<br><b>00000011<sub>B</sub></b> : DQS timer stops automatically at 48 <sup>th</sup> clocks after timer start<br><b>00000100<sub>B</sub></b> : DQS timer stops automatically at 64 <sup>th</sup> clocks after timer start<br>----- Thru -----<br><b>00111111<sub>B</sub></b> : DQS timer stops automatically at (63X16) <sup>th</sup> clocks after timer start<br><b>01XXXXXX<sub>B</sub></b> : DQS timer stops automatically at 2048 <sup>th</sup> clocks after timer start<br><b>10XXXXXX<sub>B</sub></b> : DQS timer stops automatically at 4096 <sup>th</sup> clocks after timer start<br><b>11XXXXXX<sub>B</sub></b> : DQS timer stops automatically at 8192 <sup>nd</sup> clocks after timer start | 1,2   |

**NOTE :**

- 1) MPC command with OP[6:0]=1001101<sub>B</sub> (Stop DQS Interval Oscillator) stops DQS interval timer in case of MR23 OP[7:0] = 00000000<sub>B</sub>.  
 2) MPC command with OP[6:0]=1001101<sub>B</sub> (Stop DQS Interval Oscillator) is illegal with non-zero values in MR23 OP[7:0].

**MR24\_(RFU) (MA<7:0> = 18<sub>H</sub>):****MR25\_PPR Resources (MA<7:0> = 19<sub>H</sub>):**

Mode Register 25 contains one bit of readout per bank indicating that at least one resource is available for Post Package Repair programming.

| OP7    | OP6    | OP5    | OP4    | OP3    | OP2    | OP1    | OP0    |
|--------|--------|--------|--------|--------|--------|--------|--------|
| Bank 7 | Bank 6 | Bank 5 | Bank 4 | Bank 3 | Bank 2 | Bank 1 | Bank 0 |

| Function     | Register Type | Operand | Data                                                                                                     | Notes |
|--------------|---------------|---------|----------------------------------------------------------------------------------------------------------|-------|
| PPR Resource | Read-only     | OP[7:0] | <b>0<sub>B</sub></b> : PPR Resource is not available<br><b>1<sub>B</sub></b> : PPR Resource is available |       |

**MR26-29\_(RFU) (MA<7:0> = 1A<sub>H</sub> - 1D<sub>H</sub>):****MR30\_Reserved for Testing (MA<7:0> = 1E<sub>H</sub>):**

| OP7          | OP6 | OP5 | OP4 | OP3 | OP2 | OP1 | OP0 |
|--------------|-----|-----|-----|-----|-----|-----|-----|
| Valid 0 or 1 |     |     |     |     |     |     |     |

| Function          | Register Type | Operand | Data       | Notes |
|-------------------|---------------|---------|------------|-------|
| SDRAM will ignore | Write-only    | OP[7:0] | Don't care | 1     |

**NOTE :**

- 1) This register is reserved for testing purposes. The logical data values written to OP[7:0] shall have no effect on SDRAM operation, however timings need to be observed as for any other MR access command.

**MR31\_Bytemode Vref Selection (MA<7:0> = 1F<sub>H</sub>):**

| OP7                     | OP6 | OP5   | OP4 | OP3 | OP2 | OP1 | OP0 |
|-------------------------|-----|-------|-----|-----|-----|-----|-----|
| Bytemode Vref Selection |     | (RFU) |     |     |     |     |     |

| Function                           | Register Type | Operand | Data                                                                                                                                        | Notes |
|------------------------------------|---------------|---------|---------------------------------------------------------------------------------------------------------------------------------------------|-------|
| Bytemode Vref Selection Lower Byte | Write-only    | OP[6]   | <b>0<sub>B</sub></b> : x16 device and no Byte mode selection (Default)<br><b>1<sub>B</sub></b> : Disable to update MR12/MR14 for lower byte | 1,2,3 |
| Bytemode Vref Selection Upper Byte |               | OP[7]   | <b>0<sub>B</sub></b> : x16 device and no Byte mode selection (Default)<br><b>1<sub>B</sub></b> : Disable to update MR12/MR14 for upper byte | 1,2,3 |

**NOTE :**

- 1) The byte mode Vref selection is optional. Please consult with vendors for the availability to support feature.
- 2) When Byte mode Vref selection is applied, the non-targeted byte is required to disable to update VrefCA and VrefDQ setting, assigned in MR12 and MR14 OP[6:0], for the other targeted byte.
  - In order to update MR12/MR14 setting only for upper byte, it is required to disable byte mode selection on lower byte, as applying MR31 OP[7:6] = 01<sub>B</sub>.
  - In order to update MR12/MR14 setting only for lower byte, it is required to disable byte mode selection on upper byte, as applying MR31 OP[7:6] = 10<sub>B</sub>.
  - When OP[7:6] = 00<sub>B</sub> is applied, both lower byte and upper byte will be updated.
- 3) When the configuration is not composed of byte mode device, MR31 OP[7:6] shall be the default value, 00<sub>B</sub>.

**MR32\_DQ Calibration Pattern A (MA<7:0>=20<sub>H</sub>):**

| OP7                                                     | OP6 | OP5 | OP4 | OP3 | OP2 | OP1 | OP0 |
|---------------------------------------------------------|-----|-----|-----|-----|-----|-----|-----|
| DQ Calibration Pattern "A" (default = 5A <sub>H</sub> ) |     |     |     |     |     |     |     |

| Function                                  | Register Type | Operand | Data                                                                                                                                                                                                                                                                                                                                                                                                                                            | Notes |
|-------------------------------------------|---------------|---------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------|
| Return DQ Calibration Pattern MR32 + MR40 | Write         | OP[7:0] | <b>X<sub>B</sub></b> : An MPC command with OP[6:0]=1000011 <sub>B</sub> causes the device to return the DQ Calibration Pattern contained in this register and (followed by) the contents of MR40. A default pattern "5A <sub>H</sub> " is loaded at power-up or RESET, or the pattern may be overwritten with a MRW to this register. The contents of MR15 and MR20 will invert the data pattern for a given DQ (See MR15 for more information) |       |

**MR33:38\_(Do Not Use) (MA<7:0> = 21<sub>H</sub>-26<sub>H</sub>):**

**MR39\_Reserved for Testing (MA<7:0> = 27<sub>H</sub>):**

| OP7          | OP6 | OP5 | OP4 | OP3 | OP2 | OP1 | OP0 |
|--------------|-----|-----|-----|-----|-----|-----|-----|
| Valid 0 or 1 |     |     |     |     |     |     |     |

| Function          | Register Type | Operand | Data       | Notes |
|-------------------|---------------|---------|------------|-------|
| SDRAM will ignore | Write-only    | OP[7:0] | Don't care | 1     |

**NOTE :**

- 1) This register is reserved for testing purposes. The logical data values written to OP[7:0] shall have no effect on SDRAM operation, however timings need to be observed as for any other MR access command.

**MR40\_DQ Calibration Pattern B (MA<7:0>=28<sub>H</sub>):**

| OP7                                                     | OP6 | OP5 | OP4 | OP3 | OP2 | OP1 | OP0 |
|---------------------------------------------------------|-----|-----|-----|-----|-----|-----|-----|
| DQ Calibration Pattern "B" (default = 3C <sub>H</sub> ) |     |     |     |     |     |     |     |

| Function                                  | Register Type | Operand | Data                                                                                                                                                                                         | Notes |
|-------------------------------------------|---------------|---------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------|
| Return DQ Calibration Pattern MR32 + MR40 | Write-only    | OP[7:0] | <b>X<sub>B</sub></b> : A default pattern "3C <sub>H</sub> " is loaded at power-up or RESET, or the pattern may be overwritten with a MRW to this register.<br>See MR32,for more information. | 1,2,3 |

**NOTE :**

- 1) The pattern contained in MR40 is concatenated to the end of MR32 and transmitted on DQ[15:0] and DMI[1:0] when DQ Read Calibration is initiated via a MPC command. The pattern transmitted serially on each data lane, organized "little endian" such that the low-order bit in a byte is transmitted first. If the data pattern in MR40 is 27<sub>H</sub>, then the first bit transmitted will be a '1', followed by '1', '1', '0', '0', '1', '0', and '0'. The bit stream will be 00100111<sub>B</sub>.
- 2) MR15 and MR20 may be used to invert the MR32/MR40 data patterns on the DQ pins. See MR15 and MR22 for more information. Data is never inverted on the DMI[1:0] pins.
- 3) The data pattern is not transmitted on the DMI[1:0] pins if DBI-RD is disabled via MR3 OP[6].
- 4) No Data Bus Inversion (DBI) function is enacted during DQ Read Calibration, even if DBI is enabled in MR3 OP[6].

**MR41:47\_ (Do Not Use)(MA<7:0> = 29<sub>H</sub>-2F<sub>H</sub>):**

**MR48:50\_(RFU) (MA<7:0> = 30<sub>H</sub> - 32<sub>H</sub>) :**

**MR51\_Single Ended RDQS, WDQS, Clock (MA<7:0> = 33<sub>H</sub>) :**

| OP7   | OP6 | OP5 | OP4 | OP3                | OP2               | OP1               | OP0   |
|-------|-----|-----|-----|--------------------|-------------------|-------------------|-------|
| (RFU) |     |     |     | Single ended Clock | Single ended WDQS | Single ended RDQS | (RFU) |

| Function           | Register Type | Operand | Data                                                                                                                                         | Notes     |
|--------------------|---------------|---------|----------------------------------------------------------------------------------------------------------------------------------------------|-----------|
| Single ended RDQS  | Write-only    | OP[1]   | 0 <sub>B</sub> : Differential Read DQS (Default)<br>1 <sub>B</sub> : Single ended Read DQS                                                   | 1,2,3,4,5 |
| Single ended WDQS  |               | OP[2]   | 0 <sub>B</sub> : Differential Write DQS (Default)<br>1 <sub>B</sub> : Single ended Write DQS                                                 | 1,2,3,4,6 |
| Single ended Clock |               | OP[3]   | 0 <sub>B</sub> : Differential Clock (Default), CK <sub>t</sub> /CK <sub>c</sub><br>1 <sub>B</sub> : Single ended Clock, Only CK <sub>t</sub> | 1,2,3,4,7 |

**NOTE :**

- 1) The Single-ended mode maximum speed is 800MHz.
- 2) Device support for single ended mode features (MR51 OP[3:1]) is indicated in MR0 OP[5].
- 3) There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address.
- 4) There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device, and may be changed without affecting device operation.
- 5) When single ended RDQS mode is enabled (MR51 OP[1] = 1B), DRAM drives Read DQSB low or Hi-Z.
- 6) When single ended WDQS mode is enabled (MR51 OP[2] = 1B), Write DQSB is required to be at a valid logic level. A valid Write DQSB signal will meet this requirement.
- 7) When single ended Clock mode is enabled (MR51 OP[3] = 1B), CK<sub>c</sub> is required to be at a valid logic level. A valid CK<sub>c</sub> signal will meet this requirement.

When DRAM is operating with single-ended mode, both CLKB and write DQSB shall be on "Low" state at all times whereas read DQSB is always on "Hi-Z" state. Refer to the table below.

|           |      | Differential Mode | Single-Ended Mode |
|-----------|------|-------------------|-------------------|
| CLK       | CLK  | Valid             | Valid             |
|           | CLKB | Valid             | 0                 |
| Write DQS | DQS  | Valid             | Valid             |
|           | DQSB | Valid             | 0                 |
| Read DQS  | DQS  | Valid             | Valid             |
|           | DQSB | Valid             | Hi-Z              |

**MR52:63\_(RFU) (MA<7:0> = 34<sub>H</sub> - 3F<sub>H</sub>) :**



# 6.0 TRUTH TABLES

Operation or timing that is not specified is illegal, and after such an event, in order to guarantee proper operation, the LPDDR4X device must be reset or power-cycled and then restarted through the specified initialization sequence before normal operation can continue. CK signal has to be held High when the commands listed in the command truth table input.

[Table 13] Command truth table

| SDRAM Command                                           | SDR Command Pins | SDR CA pins (6) |     |     |                 |     |     | CK_t edge | Notes       |
|---------------------------------------------------------|------------------|-----------------|-----|-----|-----------------|-----|-----|-----------|-------------|
| SDRAM Command                                           | CS               | CA0             | CA1 | CA2 | CA3             | CA4 | CA5 | CK_t edge | Notes       |
| Deselect (DES)                                          | L                | X               |     |     |                 |     |     | R1        | 1,2         |
| Multi-Purpose Command (MPC)                             | H                | L               | L   | L   | L               | L   | OP6 | R1        | 1,9         |
|                                                         | L                | OP0             | OP1 | OP2 | OP3             | OP4 | OP5 | R2        |             |
| Precharge (PRE)<br>(Per Bank, All Bank)                 | H                | L               | L   | L   | L               | H   | AB  | R1        | 1,2,3,4     |
|                                                         | L                | BA0             | BA1 | BA2 | V               | V   | V   | R2        |             |
| Refresh (REF)<br>(Per Bank, All Bank)                   | H                | L               | L   | L   | H               | L   | AB  | R1        | 1,2,3,4     |
|                                                         | L                | BA0             | BA1 | BA2 | V               | V   | V   | R2        |             |
| Self Refresh Entry (SRE)                                | H                | L               | L   | L   | H               | H   | V   | R1        | 1,2         |
|                                                         | L                | V               |     |     |                 |     |     | R2        |             |
| Write-1 (WR-1)                                          | H                | L               | L   | H   | L               | L   | BL  | R1        | 1,2,3,6,7,9 |
|                                                         | L                | BA0             | BA1 | BA2 | V               | C9  | AP  | R2        |             |
| Self Refresh Exit (SRX)                                 | H                | L               | L   | H   | L               | H   | V   | R1        | 1,2         |
|                                                         | L                | V               |     |     |                 |     |     | R2        |             |
| Mask Write-1 (MWR-1)                                    | H                | L               | L   | H   | H               | L   | L   | R1        | 1,2,3,5,6,9 |
|                                                         | L                | BA0             | BA1 | BA2 | V               | C9  | AP  | R2        |             |
| RFU                                                     | H                | L               | L   | H   | H               | H   | V   | R1        | 1,2         |
|                                                         | L                | V               |     |     |                 |     |     | R2        |             |
| Read-1 (RD-1)                                           | H                | L               | H   | L   | L               | L   | BL  | R1        | 1,2,3,6,7,9 |
|                                                         | L                | BA0             | BA1 | BA2 | V               | C9  | AP  | R2        |             |
| CAS-2<br>(Write-2, Mask Write-2,<br>Read-2, MRR-2, MPC) | H                | L               | H   | L   | L               | H   | C8  | R1        | 1,8,9       |
|                                                         | L                | C2              | C3  | C4  | C5              | C6  | C7  | R2        |             |
| RFU                                                     | H                | L               | H   | L   | H               | L   | V   | R1        | 1,2         |
|                                                         | L                | V               |     |     |                 |     |     | R2        |             |
| RFU                                                     | H                | L               | H   | L   | H               | H   | V   | R1        | 1,2         |
|                                                         | L                | V               |     |     |                 |     |     | R2        |             |
| Mode Register Write-1<br>(MRW-1)                        | H                | L               | H   | H   | L               | L   | OP7 | R1        | 1,11        |
|                                                         | L                | MA0             | MA1 | MA2 | MA3             | MA4 | MA5 | R2        |             |
| Mode Register Write-2<br>(MRW-2)                        | H                | L               | H   | H   | L               | H   | OP6 | R1        | 1,11        |
|                                                         | L                | OP0             | OP1 | OP2 | OP3             | OP4 | OP5 | R2        |             |
| Mode Register Read-1<br>(MRR-1)                         | H                | L               | H   | H   | H               | L   | V   | R1        | 1,2,12      |
|                                                         | L                | MA0             | MA1 | MA2 | MA3             | MA4 | MA5 | R2        |             |
| RFU                                                     | H                | L               | H   | H   | H               | H   | V   | R1        | 1,2         |
|                                                         | L                | V               |     |     |                 |     |     | R2        |             |
| Activate-1 (ACT-1)                                      | H                | H               | L   | R12 | R13             | R14 | R15 | R1        | 1,2,3,10    |
|                                                         | L                | BA0             | BA1 | BA2 | R16 for x8 mode | R10 | R11 | R2        |             |
| Activate-2 (ACT-2)                                      | H                | H               | H   | R6  | R7              | R8  | R9  | R1        | 1,10        |
|                                                         | L                | R0              | R1  | R2  | R3              | R4  | R5  | R2        |             |

**NOTE:**

- 1) All LPDDR4X commands except for Deselect are 2 clock cycle long and defined by states of CS and CA[5:0] at the first rising edge of clock. Deselect command is 1 clock cycle long.
- 2) "V" means "H" or "L" (a defined logic level). "X" means don't care in which case CA[5:0] can be floated.
- 3) Bank addresses BA[2:0] determine which bank is to be operated upon.
- 4) AB "HIGH" during Precharge or Refresh command indicates that command must be applied to all banks and bank address is a don't care.
- 5) Mask Write-1 command supports only BL 16. For Mask Write-1 command, CA5 must be driven LOW on first rising clock cycle (R1).
- 6) AP "HIGH" during Write-1, Mask Write-1 or Read-1 commands indicates that an auto-precharge will occur to the bank associated with the Write, Mask Write or Read command.
- 7) If Burst Length on-the-fly is enabled, BL "HIGH" during Write-1 or Read-1 command indicates that Burst Length should be set on-the-fly to BL=32. BL "LOW" during Write-1 or Read-1 command indicates that Burst Length should be set on-the-fly to BL=16. If Burst Length on-the-fly is disabled, then BL must be driven to defined logic level "H" or "L".
- 8) For CAS-2 commands (Write-2 or Mask Write-2 or Read-2 or MRR-2 or MPC (Only Write FIFO, Read FIFO & Read DQ Calibration), C[1:0] are not transmitted on the CA[5:0] bus and are assumed to be zero. Note that for CAS-2 Write-2 or CAS-2 Mask Write-2 command, C[3:2] must be driven LOW.
- 9) Write-1 or Mask Write-1 or Read-1 or Mode Register Read-1 or MPC (Only Write FIFO, Read FIFO & Read DQ Calibration) command must be immediately followed by CAS-2 command consecutively without any other command in between. Write-1 or Mask Write-1 or Read-1 or mode register Read-1 or MPC (Only Write FIFO, Read FIFO & Read DQ Calibration) command must be issued first before issuing CAS-2 command. MPC (Only Start & Stop DQS Oscillator, Start & Latch ZQ Calibration) commands do not require CAS-2 command; they require two additional DES or NOP commands consecutively before issuing any other commands.
- 10) Activate-1 command must be immediately followed by Activate-2 command consecutively without any other command in between. Activate-1 command must be issued first before issuing Activate-2 command. Once Activate-1 command is issued, Activate-2 command must be issued before issuing another Activate-1 command.
- 11) MRW-1 command must be immediately followed by MRW-2 command consecutively without any other command in between. MRW-1 command must be issued first before issuing MRW-2 command.
- 12) MRR-1 command must be immediately followed by CAS-2 command consecutively without any other command in between. MRR-1 command must be issued first before issuing CAS-2 command.

SAMSUNG

gary.pang@avp-electronics.com

## 6.1 CKE Truth Tables

[Table 14] LPDDR4X : CKE Table <sup>1), 2), 3), 4), 8)</sup>

| Device Current State | CKE <sub>n-1</sub> | CKE <sub>n</sub> | Command n                        | Operation                                     | Device Next State | Notes |
|----------------------|--------------------|------------------|----------------------------------|-----------------------------------------------|-------------------|-------|
| Active Power Down    | L                  | L                | X                                | Maintain Active Power Down                    | Active Power Down |       |
|                      | L                  | H                | Deselect                         | Exit Active Power Down                        | Active            | 5,6   |
| Idle Power Down      | L                  | L                | X                                | Maintain Idle Power Down                      | Idle Power Down   |       |
|                      | L                  | H                | Deselect                         | Exit Idle Power Down                          | Idle              | 5,6   |
| Self Refresh         | L                  | L                | X                                | Maintain power-down state within Self Refresh | Self Refresh      |       |
|                      | L                  | H                | Deselect                         | Exit SREF power-down, enable command decode   | Self Refresh      | 5,6,7 |
|                      | H                  | L                | Deselect                         | Enter SREF Power-Down, disable command decode | Self Refresh      | 5,7   |
|                      | H                  | H                | See Note 7                       | See Note 7                                    | Self Refresh      | 7     |
| Bank(s) Active       | H                  | L                | Deselect                         | Enter Active Power Down                       | Active Power Down | 5     |
| All Banks Idle       | H                  | L                | Deselect                         | Enter Idle Power Down                         | Idle Power Down   | 5, 8  |
| Command Entry        | H                  | H                | Refer to the Command Truth Table |                                               |                   |       |

**NOTE :**

- 1) CKE is a strictly asynchronous input, and as such, has no relationship to CK.
- 2) "X" means "don't care."
- 3) "Current State" is the state of the LPDDR4X-SDRAM prior to a toggle of CKE.
- 4) "CKEn-1" is the logic state of CKE prior to a CKE toggle event, and "CKEn" is the state of CKE after the toggle event.
- 5) "Deselect" is the only valid command that can be present on the bus when CKE is toggled.
- 6) Power-Down exit time (tXP) should elapse before a command other than Deselect is issued. The clock must toggle at least twice during the tXP period, and must be stable before issuing a command.
- 7) When the device is in Self.Refresh, only MRR, MRW, or MPC commands are allowed. Certain restrictions apply to changing register contents via a MRW command during SREF. See MRW section for more information.
- 8) In the case of ODT disabled, all DQ output shall be Hi-Z. In the case of ODT enabled, all DQ shall be terminated to VSSQ.

## 6.2 State Truth Table

The truth tables provide complementary information to the state diagram, they clarify the device behavior and the applied restrictions when considering the actual state of all banks.

[Table 15] Current State Bank n - Command to Bank n

| Current State | Command            | Operation                                | Next State            | NOTES     |
|---------------|--------------------|------------------------------------------|-----------------------|-----------|
| Any           | NOP                | Continue previous operation              | Current State         |           |
| Idle          | ACTIVATE           | Select and activate row                  | Active                |           |
|               | Refresh (Per Bank) | Begin to refresh                         | Refreshing (Per Bank) | 6         |
|               | Refresh (All Bank) | Begin to refresh                         | Refreshing (All Bank) | 7         |
|               | MRW                | Write value to Mode Register             | MR Writing            | 7         |
|               | MRR                | Read value from Mode Register            | Idle MR Reading       |           |
|               | Precharge          | Deactivate row in bank or banks          | Precharging           | 8, 13     |
| Row Active    | Read               | Select column, and start read burst      | Reading               | 10        |
|               | Write              | Select column, and start write burst     | Writing               | 10        |
|               | MRR                | Read value from Mode Register            | Active MR Reading     |           |
|               | Precharge          | Deactivate row in bank or banks          | Precharging           | 8         |
| Reading       | Read               | Select column, and start new read burst  | Reading               | 9, 10     |
|               | Write              | Select column, and start write burst     | Writing               | 9, 10, 11 |
| Writing       | Write              | Select column, and start new write burst | Writing               | 9, 10     |
|               | Read               | Select column, and start read burst      | Reading               | 9, 10, 12 |

**NOTE :**

- The table applies when both CKEn-1 and CKEn are HIGH, and after  $t_{XSR}$  or  $t_{XP}$  has been met if the previous state was Self Refresh or Power Down.
- All states and sequences not shown are illegal or reserved.
- Current State Definitions:
  - Idle: The bank or banks have been precharged, and tRP has been met.
  - Active: A row in the bank has been activated, and tRCD has been met. No data bursts / accesses and no register accesses are in progress.
  - Reading: A Read burst has been initiated, with Auto Precharge disabled.
  - Writing: A Write burst has been initiated, with Auto Precharge disabled.
- The following states must not be interrupted by a command issued to the same bank. NOP commands or allowable commands to the other bank should be issued on any clock edge occurring during these states. Allowable commands to the other banks are determined by its current state and LPDDR4 Pad definition and LPDDR4 SDRAM addressing.
  - Precharging: starts with the registration of a Precharge command and ends when tRP is met. Once tRP is met, the bank will be in the idle state.
  - Row Activating: starts with registration of an Activate command and ends when tRCD is met. Once tRCD is met, the bank will be in the 'Active' state.
  - Read with AP Enabled: starts with the registration of the Read command with Auto Precharge enabled and ends when tRP has been met. Once tRP has been met, the bank will be in the idle state.
  - Write with AP Enabled: starts with registration of a Write command with Auto Precharge enabled and ends when tRP has been met. Once tRP is met, the bank will be in the idle state.
- The following states must not be interrupted by any executable command; NOP commands must be applied to each positive clock edge during these states.
  - Refreshing (Per Bank): starts with registration of a Refresh (Per Bank) command and ends when tRFCpb is met. Once tRFCpb is met, the bank will be in an 'idle' state.
  - Refreshing (All Bank): starts with registration of an Refresh (All Bank) command and ends when tRFCab is met. Once tRFCab is met, the device will be in an 'all banks idle' state.
  - Idle MR Reading: starts with the registration of a MRR command and ends when tMRR has been met. Once tMRR has been met, the bank will be in the Idle state.
  - Active MR Reading: starts with the registration of a MRR command and ends when tMRR has been met. Once tMRR has been met, the bank will be in the Active state.
  - Idle MR Writing: starts with the registration of a MRW command and ends when tMRW has been met. Once tMRW has been met, the bank will be in the Idle state.
  - Active MR Writing: starts with the registration of a MRW command and ends when tMRW has been met. Once tMRW has been met, the bank will be in the Active state.
  - Precharging All: starts with the registration of a Precharge-All command and ends when tRP is met. Once tRP is met, the bank will be in the idle state.
- Bank-specific; requires that the bank is idle and no bursts are in progress.
- Not bank-specific; requires that all banks are idle and no bursts are in progress.
- This command may or may not be bank specific. If all banks are being precharged, they must be in a valid state for precharging.
- A command other than NOP should not be issued to the same bank while a Read or Write burst with Auto Precharge is enabled.
- The new Read or Write command could be Auto Precharge enabled or Auto Precharge disabled.
- A Write command may be applied after the completion of the Read burst; burst terminates are not permitted.
- A Read command may be applied after the completion of the Write burst, burst terminates are not permitted.
- If a Precharge command is issued to a bank in the Idle state, tRP shall still apply.

[Table 16] Current State Bank n - Command to Bank m

| Current State of Bank n                         | Command for Bank m | Operation                                       | Next State for Bank m                | NOTES   |
|-------------------------------------------------|--------------------|-------------------------------------------------|--------------------------------------|---------|
| Any                                             | NOP                | Continue previous operation                     | Current State of Bank m              |         |
| Idle                                            | Any                | Any command allowed to Bank m                   | -                                    |         |
| Row Activating, Active, or Precharging          | Activate           | Select and activate row in Bank m               | Active                               | 6       |
|                                                 | Read               | Select column, and start read burst from Bank m | Reading                              | 7       |
|                                                 | Write              | Select column, and start write burst to Bank m  | Writing                              | 7       |
|                                                 | Precharge          | Deactivate row in bank or banks                 | Precharging                          | 8       |
|                                                 | MRR                | Read value from Mode Register                   | Idle MR Reading or Active MR Reading | 9,10    |
| Reading (Autoprecharge disabled)                | Read               | Select column, and start read burst from Bank m | Reading                              | 7       |
|                                                 | Write              | Select column, and start write burst to Bank m  | Writing                              | 7,12    |
|                                                 | Activate           | Select and activate row in Bank m               | Active                               |         |
|                                                 | Precharge          | Deactivate row in bank or banks                 | Precharging                          | 8       |
| Writing/Masked Writing (Autoprecharge disabled) | Read               | Select column, and start read burst from Bank m | Reading                              | 7,14    |
|                                                 | Write              | Select column, and start write burst to Bank m  | Writing                              | 7       |
|                                                 | Activate           | Select and activate row in Bank m               | Active                               |         |
|                                                 | Precharge          | Deactivate row in bank or banks                 | Precharging                          | 8       |
| Reading with Autoprecharge                      | Read               | Select column, and start read burst from Bank m | Reading                              | 7,13    |
|                                                 | Write              | Select column, and start write burst to Bank m  | Writing                              | 7,12,13 |
|                                                 | Activate           | Select and activate row in Bank m               | Active                               |         |
|                                                 | Precharge          | Deactivate row in bank or banks                 | Precharging                          | 8       |
| Writing/Masked Writing with Autoprecharge       | Read               | Select column, and start read burst from Bank m | Reading                              | 7,13,14 |
|                                                 | Write              | Select column, and start write burst to Bank m  | Writing                              | 7,13    |
|                                                 | Activate           | Select and activate row in Bank m               | Active                               |         |
|                                                 | Precharge          | Deactivate row in bank or banks                 | Precharging                          | 8       |

**NOTE :**

- The table applies when both CKEn-1 and CKEn are HIGH, and after  $t_{XSR}$  or  $t_{XP}$  has been met if the previous state was Self Refresh or Power Down.
- All states and sequences not shown are illegal or reserved.
- Current State Definitions:
  - Idle: The bank has been precharged, and  $t_{RP}$  has been met.
  - Active: A row in the bank has been activated, and  $t_{RCD}$  has been met. No data bursts/accesses and no register accesses are in progress.
  - Reading: A Read burst has been initiated, with Auto Precharge disabled.
  - Writing: A Write burst has been initiated, with Auto Precharge disabled.
- Refresh, Self-Refresh, and Mode register Write commands may only be issued when all bank are idle.
- The following states must not be interrupted by any executable command; NOP commands must be applied during each clock cycle while in these states:
  - Idle MR Reading: starts with the registration of a MRR command and ends when  $t_{MRR}$  has been met. Once  $t_{MRR}$  has been met, the bank will be in the Idle state.
  - Active MR Reading: starts with the registration of a MRR command and ends when  $t_{MRR}$  has been met. Once  $t_{MRR}$  has been met, the bank will be in the Active state.
  - Idle MR Writing: starts with the registration of a MRW command and ends when  $t_{MRW}$  has been met. Once  $t_{MRW}$  has been met, the bank will be in the Idle state.
  - Active MR Writing: starts with the registration of a MRW command and ends when  $t_{MRW}$  has been met. Once  $t_{MRW}$  has been met, the bank will be in the Active state.
- $t_{RRD}$  must be met between Activate command to Bank n and a subsequent Activate command to Bank m. Additionally, in the case of multiple banks activated,  $t_{FAW}$  must be satisfied.
- Reads or Writes listed in the Command column include Reads and Writes with Auto Precharge enabled and Reads and Writes with Auto Precharge disabled.
- This command may or may not be bank specific. If all banks are being precharged, they must be in a valid state for precharging.
- MRR is allowed during the Row Activating state (Row Activating starts with registration of an Activate command and ends when  $t_{RCD}$  is met.)
- MRR is allowed during the Precharging state. (Precharging starts with registration of a Precharge command and ends when  $t_{RP}$  is met.)
- The next state for Bank m depends on the current state of Bank m (Idle, Row Activating, Precharging, or Active). The reader shall note that the state may be in transition when a MRR is issued. Therefore, if Bank m is in the Row Activating state and Precharging, the next state may be Active and Precharge dependent upon  $t_{RCD}$  and  $t_{RP}$  respectively.
- A Write command may be applied after the completion of the Read burst, burst terminates are not permitted.
- Read with auto precharge enabled or a Write with Auto Precharge enabled may be followed by any valid command to other banks provided that the timing restrictions described in the Precharge & Auto Precharge clarification table are followed.
- A Read command may be applied after the completion of the Write burst, burst terminates are not permitted.

## 7.0 ABSOLUTE MAXIMUM DC RATINGS

Stresses greater than those listed may cause permanent damage to the device.

This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

[Table 17] Absolute Maximum DC Ratings

| Parameter                                                 | Symbol            | Min  | Max | Units | Notes |
|-----------------------------------------------------------|-------------------|------|-----|-------|-------|
| $V_{DD1}$ supply voltage relative to $V_{SS}$             | $V_{DD1}$         | -0.4 | 2.1 | V     | 1     |
| $V_{DD2}$ supply voltage relative to $V_{SS}$             | $V_{DD2}$         | -0.4 | 1.4 | V     | 1     |
| $V_{DDQ}$ supply voltage relative to $V_{SSQ}$            | $V_{DDQ}$         | -0.4 | 1.4 | V     | 1     |
| Voltage on any ball except $V_{DD1}$ relative to $V_{SS}$ | $V_{IN}, V_{OUT}$ | -0.4 | 1.4 | V     |       |
| Storage Temperature                                       | $T_{STG}$         | -55  | 125 | °C    | 2     |

**NOTE :**

1) See Power Ramp for relationships between power supplies.

2) Storage Temperature is the case surface temperature on the center/top side of the LPDDR4X device. For the measurement conditions, please refer to JESD51-2 standard.

SAMSUNG  
gary.pang@avp-electronics.com

## 8.0 AC & DC OPERATING CONDITIONS

### 8.1 Recommended DC Operating Conditions

[Table 18] Recommended DC Operating Conditions

| Symbol | DRAM                              | LPDDR4X |      |      | Unit | Notes |
|--------|-----------------------------------|---------|------|------|------|-------|
|        |                                   | Min     | Typ  | Max  |      |       |
| VDD1   | Core 1 Power                      | 1.70    | 1.80 | 1.95 | V    | 1,2   |
| VDD2   | Core 2 Power / Input Buffer Power | 1.06    | 1.10 | 1.17 | V    | 1,2,3 |
| VDDQ   | I/O Buffer Power                  | 0.57    | 0.60 | 0.65 | V    | 2,3   |

**NOTE :**  
 1) VDD1 uses significantly less current than VDD2.  
 2) The voltage range is for DC voltage only. DC is defined as the voltage supplied at the DRAM and is inclusive of all noise up to 20MHz at the DRAM package ball.  
 3) The voltage noise tolerance from DC to 20MHz exceeding a pk-pk tolerance of 45mV at the DRAM ball is not included in the TdIVW.

### 8.2 Input Leakage Current

[Table 19] Input Leakage Current

| Parameter/Condition   | Symbol | Min | Max | Unit | Notes |
|-----------------------|--------|-----|-----|------|-------|
| Input Leakage current | $I_L$  | -16 | 16  | uA   | 1,2   |

**NOTE :**  
 1) For CK\_t, CK\_c, CKE, CS, CA, ODT\_CA and RESET\_n. Any input  $0V \leq V_{IN} \leq V_{DD2}$  (All other pins not under test = 0V).  
 2) CA ODT is disabled for CK\_t, CK\_c, CS, and CA.

### 8.3 Input/Output Leakage Current

[Table 20] Input/Output Leakage Current

| Parameter/Condition          | Symbol   | Min. | Max. | Unit | Notes |
|------------------------------|----------|------|------|------|-------|
| Input/Output Leakage current | $I_{OZ}$ | -20  | 20   | uA   | 1,2   |

**NOTE :**  
 1) For DQ, DQS\_t, DQS\_c and DMI. Any I/O  $0V \leq V_{OUT} \leq V_{DDQ}$ .  
 2) I/Os status are disabled: High Impedance and ODT Off.

### 8.4 Operating Temperature Range

[Table 21] Operating Temperature Range

| Parameter/Condition | Symbol     | Min | Max | Unit |
|---------------------|------------|-----|-----|------|
| Standard            | $T_{OPER}$ | -25 | 85  | °C   |

**NOTE :**  
 1) Operating Temperature is the case surface temperature on the center top side of the LPDDR4X device. For the measurement conditions, please refer to JESD51-2.  
 2) Either the device case temperature rating or the temperature sensor (See "Temperature Sensor" on [Command Definition & Timing Diagram]) may be used to set an appropriate refresh rate, determine the need for AC timing de-rating and/or monitor the operating temperature. When using the temperature sensor, the actual device case temperature may be higher than the  $T_{OPER}$  rating that applies for the Standard or Extended Temperature Ranges. For example,  $T_{CASE}$  may be above 85°C when the temperature sensor indicates a temperature of less than 85°C.

## 9.0 AC AND DC INPUT/OUTPUT MEASUREMENT LEVELS

### 9.1 1.1V High speed LVCMOS (HS\_LLVC MOS)

#### 9.1.1 Standard specifications

All voltages are referenced to ground except where noted.

#### 9.1.2 DC electrical characteristics

##### 9.1.2.1 LPDDR4X Input Level for CKE

This definition applies to CKE\_A/B.

[Table 22] LPDDR4X Input Level for CKE

| Parameter             | Symbol       | Min.                  | Max.                  | Unit | Note |
|-----------------------|--------------|-----------------------|-----------------------|------|------|
| Input high level (AC) | $V_{IH(AC)}$ | $0.75 \times V_{DD2}$ | $V_{DD2} + 0.2$       | V    | 1    |
| Input low level (AC)  | $V_{IL(AC)}$ | -0.2                  | $0.25 \times V_{DD2}$ | V    | 1    |
| Input high level (DC) | $V_{IH(DC)}$ | $0.65 \times V_{DD2}$ | $V_{DD2} + 0.2$       | V    |      |
| Input low level (DC)  | $V_{IL(DC)}$ | -0.2                  | $0.35 \times V_{DD2}$ | V    |      |

**NOTE :**

1) Refer LPDDR4X AC Over/Undershoot section.




Figure 3. LPDDR4X Input AC timing definition for CKE

1-1). AC level is guaranteed transition point.

1-2). DC level is hysteresis.

##### 9.1.2.2 LPDDR4X Input Level for Reset\_n and ODT\_CA

This definition applies to Reset\_n and ODT\_CA.

[Table 23] LPDDR4X Input Level for Reset\_n and ODT\_CA

| Parameter        | Symbol   | Min.                  | Max.                  | Unit | Note |
|------------------|----------|-----------------------|-----------------------|------|------|
| Input high level | $V_{IH}$ | $0.80 \times V_{DD2}$ | $V_{DD2} + 0.2$       | V    | 1    |
| Input low level  | $V_{IL}$ | -0.2                  | $0.20 \times V_{DD2}$ | V    | 1    |

**NOTE :**

1) Refer LPDDR4X AC Over/Undershoot section.




Figure 4. LPDDR4X Input AC timing definition for Reset\_n and ODT\_CA



### 9.1.3 AC Over/Undershoot

#### 9.1.3.1 LPDDR4X AC Over/Undershoot

[Table 24] LPDDR4X AC Over/Undershoot

| Parameter                                           | Specification |
|-----------------------------------------------------|---------------|
| Maximum peak amplitude allowed for overshoot area.  | 0.35V         |
| Maximum peak amplitude allowed for undershoot area. | 0.35V         |
| Maximum overshoot area above $V_{DD}/V_{DDQ}$ .     | 0.8V-ns       |
| Maximum undershoot area below $V_{SS}/V_{SSQ}$ .    | 0.8V-ns       |




Figure 5. AC Overshoot and Undershoot Definition for Address and Control Pins

SAMSUNG

[gary.pang@avp-electronics.com](mailto:gary.pang@avp-electronics.com)

## 9.2 Differential Input Voltage

### 9.2.1 Differential Input Voltage for CK

The minimum input voltage need to satisfy both  $V_{\text{indiff\_CK}}$  and  $V_{\text{indiff\_CK}}/2$  specification at input receiver and their measurement period is  $1t_{\text{CK}}$ .  $V_{\text{indiff\_CK}}$  is the peak to peak voltage centered on 0 volts differential and  $V_{\text{indiff\_CK}}/2$  is max and min peak voltage from 0V.




Figure 6. CK Differential Input Voltage

[Table 25] CK differential input voltage

| Parameter                     | Symbol     | Data Rate    |     |                |     |           |     | Unit | Note |
|-------------------------------|------------|--------------|-----|----------------|-----|-----------|-----|------|------|
|                               |            | 1600/1866 a) |     | 2133/2400/3200 |     | 3733/4266 |     |      |      |
|                               |            | Min          | Max | Min            | Max | Min       | Max |      |      |
| CK differential input voltage | Vindiff_CK | 420          | -   | 380            | -   | 360       | -   | mV   | 1    |

a) The following requirements apply for DQ operating frequencies at or below 1333Mbps for all speed bins for the first column 1600/1866.

#### NOTE:

1) The peak voltage of Differential CK signals is calculated in a following equation.

$$V_{\text{indiff\_CK}} = (\text{Max Peak Voltage}) - (\text{Min Peak Voltage})$$

$$\text{Max Peak Voltage} = \text{Max}(f(t))$$

$$\text{Min Peak Voltage} = \text{Min}(f(t))$$

$$f(t) = V_{\text{CK\_t}} - V_{\text{CK\_c}}$$

### 9.2.2 Peak voltage calculation method

The peak voltage of Differential Clock signals are calculated in a following equation.

$$V_{IH.DIFF.Peak Voltage} = \text{Max}(f(t))$$

$$V_{IL.DIFF.Peak Voltage} = \text{Min}(f(t))$$

$$f(t) = VCK\_t - VCK\_c$$




Figure 7. Definition of differential Clock Peak Voltage

**NOTE:**

1) VREFCA is LPDDR4X SDRAM internal setting value by VREF Training.

### 9.2.3 Single-Ended Input Voltage for Clock

The minimum input voltage need to satisfy both  $V_{inse\_CK}$ ,  $V_{inse\_CK\_High/Low}$  specification at input receiver.




Figure 8. Clock Single-Ended Input Voltage

**NOTE:**

1)  $V_{REFCA}$  is LPDDR4X SDRAM internal setting value by VREF Training.

[Table 26] Clock Single-Ended input voltage

| Parameter                                         | Symbol        | Data Rate               |     |                |     |           |     | Unit |
|---------------------------------------------------|---------------|-------------------------|-----|----------------|-----|-----------|-----|------|
|                                                   |               | 1600/1866 <sup>a)</sup> |     | 2133/2400/3200 |     | 3733/4266 |     |      |
|                                                   |               | Min                     | Max | Min            | Max | Min       | Max |      |
| Clock Single-Ended input voltage                  | Vinse_CK      | 210                     | -   | 190            | -   | 180       | -   | mV   |
| Clock Single-Ended input voltage High from VREFDQ | Vinse_CK_High | 105                     | -   | 95             | -   | 90        | -   | mV   |
| Clock Single-Ended input voltage Low from VREFDQ  | Vinse_CK_Low  | 105                     | -   | 95             | -   | 90        | -   | mV   |

a) The following requirements apply for DQ operating frequencies at or below 1333Mbps for all speed bins for the first column 1600/1866.

## 9.2.4 Differential Input Slew Rate Definition for Clock

Input slew rate for differential signals (CK<sub>t</sub>, CK<sub>c</sub>) are defined and measured as shown in Figure 9. and the following Tables.




Figure 9. Differential Input Slew Rate Definition for CK<sub>t</sub>, CK<sub>c</sub>

**NOTE :**

- 1) Differential signal rising edge from VILdiff\_CK to VIHdiff\_CK must be monotonic slope.
- 2) Differential signal falling edge from VIHdiff\_CK to VILdiff\_CK must be monotonic slope.

[Table 27] Differential Input Slew Rate Definition for CK<sub>t</sub>, CK<sub>c</sub>

| Description                                                                        | From       | To         | Defined by                                    |
|------------------------------------------------------------------------------------|------------|------------|-----------------------------------------------|
| Differential input slew rate for rising edge (CK <sub>t</sub> - CK <sub>c</sub> )  | VILdiff_CK | VIHdiff_CK | $ VILdiff\_CK - VIHdiff\_CK  / \Delta TRdiff$ |
| Differential input slew rate for falling edge (CK <sub>t</sub> - CK <sub>c</sub> ) | VIHdiff_CK | VILdiff_CK | $ VILdiff\_CK - VIHdiff\_CK  / \Delta TFdiff$ |

[Table 28] Differential Input Level for CK<sub>t</sub>, CK<sub>c</sub>

| Parameter               | Symbol     | Data Rate               |      |                |      |           |      | Unit | Note |
|-------------------------|------------|-------------------------|------|----------------|------|-----------|------|------|------|
|                         |            | 1600/1866 <sup>a)</sup> |      | 2133/2400/3200 |      | 3733/4266 |      |      |      |
|                         |            | Min                     | Max  | Min            | Max  | Min       | Max  |      |      |
| Differential Input High | VIHdiff_CK | 175                     | -    | 155            | -    | 145       | -    | mV   |      |
| Differential Input Low  | VILdiff_CK | -                       | -175 | -              | -155 | -         | -145 | mV   |      |

a) The following requirements apply for DQ operating frequencies at or below 1333Mbps for all speed bins for the first column 1600/1866.

[Table 29] Differential Input Slew Rate for CK<sub>t</sub>, CK<sub>c</sub>

| Parameter                              | Symbol     | Data Rate |     |                |     |           |     | Unit | Note |
|----------------------------------------|------------|-----------|-----|----------------|-----|-----------|-----|------|------|
|                                        |            | 1600/1866 |     | 2133/2400/3200 |     | 3733/4266 |     |      |      |
|                                        |            | Min       | Max | Min            | Max | Min       | Max |      |      |
| Differential Input Slew Rate for Clock | SRIdiff_CK | 2         | 14  | 2              | 14  | 2         | 14  | V/ns |      |

## 9.2.5 Differential Input Cross Point Voltage for Clock

The cross point voltage of differential input signals (CK<sub>t</sub>, CK<sub>c</sub>) must meet the requirements in Table 30. The differential input cross point voltage VIX is measured from the actual cross point of true and complement signals to the mid level.




Figure 10. Vix Definition (Clock)

**NOTE :**

1) The base level of Vix\_CK\_FR/RF is VREFCA that is LPDDR4X SDRAM internal setting value by VREF Training.

[Table 30] Cross point voltage for differential input signals (Clock)

| Parameter                                          | Symbol       | Data Rate               |     |                |     |           |     | Unit | Note |
|----------------------------------------------------|--------------|-------------------------|-----|----------------|-----|-----------|-----|------|------|
|                                                    |              | 1600/1866 <sup>a)</sup> |     | 2133/2400/3200 |     | 3733/4266 |     |      |      |
|                                                    |              | Min                     | Max | Min            | Max | Min       | Max |      |      |
| Clock Differential input cross point voltage ratio | Vix_CK_ratio | -                       | 25  | -              | 25  | -         | 25  | %    | 1,2  |

a) The following requirements apply for DQ operating frequencies at or below 1333Mbps for all speed bins for the first column 1600/1866.

**NOTE :**

- 1) Vix\_CK\_Ratio is defined by this equation:  $Vix\_CK\_Ratio = Vix\_CK\_FR / |Min(f(t))|$
- 2) Vix\_CK\_Ratio is defined by this equation:  $Vix\_CK\_Ratio = Vix\_CK\_RF / Max(f(t))$
- 3) Vix\_CK\_FR is defined as delta between cross point (CK<sub>t</sub> fall, CK<sub>c</sub> rise) to  $Min(f(t))/2$ .  
Vix\_CK\_RF is defined as delta between cross point (CK<sub>t</sub> rise, CK<sub>c</sub> fall) to  $Max(f(t))/2$ .
- 4) In LPDDR4X un-terminated case, CK mid-level is calculated as :  
High level=VDDQ, Low level=VSS, Mid-level =  $VDDQ/2$ .  
In LPDDR4 un-terminated case, Mid-level must be equal or lower than 369mV (33.6% of VDD2).

9.2.6 Differential Input Voltage for DQS

The minimum input voltage need to satisfy both Vindiff\_DQS and Vindiff\_DQS /2 specification at input receiver and their measurement period is 1UI(tCK/ 2). Vindiff\_DQS is the peak to peak voltage centered on 0 volts differential and Vindiff\_DQS /2 is max and min peak voltage from 0V.




Figure 11. DQS Differential Input Voltage

[Table 31] DQS differential input voltage

| Parameter              | Symbol      | Data Rate    |     |                |     |           |     | Unit | Note |
|------------------------|-------------|--------------|-----|----------------|-----|-----------|-----|------|------|
|                        |             | 1600/1866 a) |     | 2133/2400/3200 |     | 3733/4266 |     |      |      |
|                        |             | Min          | Max | Min            | Max | Min       | Max |      |      |
| DQS differential input | Vindiff_DQS | 360          | -   | 360            | -   | 340       | -   | mV   | 1    |

a) The following requirements apply for DQ operating frequencies at or below 1333Mbps for all speed bins for the first column 1600/1866.

NOTE :  
1) The peak voltage of Differential DQS signals is calculated in a following equation.  
Vindiff\_DQS = (Max Peak Voltage) - (Min Peak Voltage)  
Max Peak Voltage = Max(f(t))  
Min Peak Voltage = Min(f(t))  
f(t) = VDQS\_t - VDQS\_c

### 9.2.7 Peak voltage calculation method

The peak voltage of Differential DQS signals are calculated in a following equation.

$$VIH.DIFF.Peak\ Voltage = \text{Max}(f(t))$$

$$VIL.DIFF.Peak\ Voltage = \text{Min}(f(t))$$

$$f(t) = VDQS\_t - VDQS\_c$$




Figure 12. Definition of differential DQS Peak Voltage

**NOTE :**

1) VrefDQ is LPDDR4X SDRAM internal setting value by Vref Training.



## 9.2.8 Single-Ended Input Voltage for DQS

The minimum input voltage need to satisfy both  $V_{inse\_DQS}$ ,  $V_{inse\_DQS\_High/Low}$  specification at input receiver.




Figure 13. DQS Single-Ended Input Voltage

**NOTE :**

1)  $V_{refDQ}$  is LPDDR4X SDRAM internal setting value by  $V_{ref}$  Training.

[Table 32] DQS Single-Ended input voltage

| Parameter                                       | Symbol         | Data Rate    |     |                |     |           |     | Unit | Note |
|-------------------------------------------------|----------------|--------------|-----|----------------|-----|-----------|-----|------|------|
|                                                 |                | 1600/1866 a) |     | 2133/2400/3200 |     | 3733/4266 |     |      |      |
|                                                 |                | Min          | Max | Min            | Max | Min       | Max |      |      |
| DQS Single-Ended input voltage                  | Vinse_DQS      | 180          | -   | 180            | -   | 170       | -   | mV   |      |
| DQS Single-Ended input voltage High from VrefDQ | Vinse_DQS_High | 90           | -   | 90             | -   | 85        | -   | mV   |      |
| DQS Single-Ended input voltage Low from VrefDQ  | Vinse_DQS_Low  | 90           | -   | 90             | -   | 85        | -   | mV   |      |

a) The following requirements apply for DQ operating frequencies at or below 1333Mbps for all speed bins for the first column 1600/1866.

## 9.2.9 Differential Input Slew Rate Definition for DQS

Input slew rate for differential signals (DQS<sub>t</sub>, DQS<sub>c</sub>) are defined and measured as shown in Figure 14. and Table 33.




Figure 14. Differential Input Slew Rate Definition for DQS<sub>t</sub>, DQS<sub>c</sub>

**NOTE :**

- 1) Differential signal rising edge from VILdiff\_DQS to VIHdiff\_DQS must be monotonic slope.
- 2) Differential signal falling edge from VIHdiff\_DQS to VILdiff\_DQS must be monotonic slope.

[Table 33] Differential Input Slew Rate Definition for DQS<sub>t</sub>, DQS<sub>c</sub>

| Description                                                                          | From        | To          | Defined by                                      |
|--------------------------------------------------------------------------------------|-------------|-------------|-------------------------------------------------|
| Differential input slew rate for rising edge (DQS <sub>t</sub> - DQS <sub>c</sub> )  | VILdiff_DQS | VIHdiff_DQS | $ VILdiff\_DQS - VIHdiff\_DQS  / \Delta TRdiff$ |
| Differential input slew rate for falling edge (DQS <sub>t</sub> - DQS <sub>c</sub> ) | VIHdiff_DQS | VILdiff_DQS | $ VILdiff\_DQS - VIHdiff\_DQS  / \Delta TFdiff$ |

[Table 34] Differential Input Level for DQS<sub>t</sub>, DQS<sub>c</sub>

| Parameter               | Symbol      | Data Rate               |      |                |      |           |      | Unit | Note |
|-------------------------|-------------|-------------------------|------|----------------|------|-----------|------|------|------|
|                         |             | 1600/1866 <sup>a)</sup> |      | 2133/2400/3200 |      | 3733/4266 |      |      |      |
|                         |             | Min                     | Max  | Min            | Max  | Min       | Max  |      |      |
| Differential Input High | VIHdiff_DQS | 140                     | -    | 140            | -    | 120       | -    | mV   |      |
| Differential Input Low  | VILdiff_DQS | -                       | -140 | -              | -140 | -         | -120 | mV   |      |

a) The following requirements apply for DQ operating frequencies at or below 1333Mbps for all speed bins for the first column 1600/1866.

[Table 35] Differential Input Slew Rate for DQS<sub>t</sub>, DQS<sub>c</sub>

| Parameter                    | Symbol  | Data Rate |     |                |     |           |     | Unit | Note |
|------------------------------|---------|-----------|-----|----------------|-----|-----------|-----|------|------|
|                              |         | 1600/1866 |     | 2133/2400/3200 |     | 3733/4266 |     |      |      |
|                              |         | Min       | Max | Min            | Max | Min       | Max |      |      |
| Differential Input Slew Rate | SRIdiff | 2         | 14  | 2              | 14  | 2         | 14  | V/ns |      |

## 9.3 Differential Input Cross Point Voltage for DQS

The cross point voltage of differential input signals (DQS<sub>t</sub>, DQS<sub>c</sub>) must meet the requirements in Table 36. The differential input cross point voltage VIX is measured from the actual cross point of true and complement signals to the mid level that is V<sub>REFDQ</sub>.




Figure 15. Vix Definition (DQS)

**NOTE :**

1) The base level of Vix\_DQS\_FR/RF is VrefDQ that is LPDDR4X SDRAM internal setting value by Vref Training.

[Table 36] Cross point voltage for differential input signals (DQS)

| Parameter                                       | Symbol        | Data Rate               |     |                |     |           |     | Units | Notes |
|-------------------------------------------------|---------------|-------------------------|-----|----------------|-----|-----------|-----|-------|-------|
|                                                 |               | 1600/1866 <sup>a)</sup> |     | 2133/2400/3200 |     | 3733/4266 |     |       |       |
|                                                 |               | Min                     | Max | Min            | Max | Min       | Max |       |       |
| DQS Differential input crosspoint voltage ratio | Vix_DQS_ratio | -                       | 20  | -              | 20  | -         | 20  | %     | 1,2   |

a) The following requirements apply for DQ operating frequencies at or below 1333Mbps for all speed bins for the first column 1600/1866.

**NOTE :**

1) Vix\_DQS\_Ratio is defined by this equation:  $Vix\_DQS\_Ratio = Vix\_DQS\_FR / |Min(f(t))|$

2) Vix\_DQS\_Ratio is defined by this equation:  $Vix\_DQS\_Ratio = Vix\_DQS\_RF / Max(f(t))$

## 9.4 Single Ended Output Slew Rate




Figure 16. Single Ended Output Slew Rate Definition

[Table 37] Output Slew Rate (single-ended) for 0.6V VDDQ

| Parameter                                                    | Symbol     | Value             |                   | Units |
|--------------------------------------------------------------|------------|-------------------|-------------------|-------|
|                                                              |            | Min <sup>1)</sup> | Max <sup>2)</sup> |       |
| Single-ended Output Slew Rate ( $V_{OH} = VDDQ \times 0.5$ ) | $S_{RQse}$ | 3.0               | 9.0               | V/ns  |
| Output slew-rate matching Ratio (Rise to Fall)               |            | 0.8               | 1.2               | -     |

Description:

SR: Slew Rate

Q: Query Output (like in DQ, which stands for Data-in, Query-Output)

se: Single-ended Signals

### NOTE :

- 1) Measured with output reference load.
- 2) The ratio of pull-up to pull-down slew rate is specified for the same temperature and voltage, over the entire temperature and voltage range. For a given output, it represents the maximum difference between pull-up and pull-down drivers due to process variation.
- 3) The output slew rate for falling and rising edges is defined and measured between  $V_{OL(AC)} = 0.2 \times V_{OH(DC)}$  and  $V_{OH(AC)} = 0.8 \times V_{OH(DC)}$ .
- 4) Slew rates are measured under average SSO conditions, with 50% of DQ signals per data byte switching.

9.5 Differential Output Slew Rate




Figure 17. Differential Output Slew Rate Definition

[Table 38] Differential Output Slew Rate for 0.6V VDDQ

| Parameter                                                    | Symbol  | Value |      | Units |
|--------------------------------------------------------------|---------|-------|------|-------|
|                                                              |         | Min   | Max  |       |
| Differential Output Slew Rate ( $V_{OH} = VDDQ \times 0.5$ ) | SRQdiff | 6     | 18.0 | V/ns  |

Description:

SR: Slew Rate

Q: Query Output (like in DQ, which stands for Data-in, Query-Output)

diff: Differential Signals

NOTE :

- 1) Measured with output reference load.
- 2) The output slew rate for falling and rising edges is defined and measured between  $V_{OL(AC)} = -0.8 \times V_{OH(DC)}$  and  $V_{OH(AC)} = 0.8 \times V_{OH(DC)}$ .
- 3) Slew rates are measured under average SSO conditions, with 50% of DQ signals per data byte switching.

## 9.6 Overshoot and Undershoot for LVSTL

[Table 39] AC Overshoot/Undershoot Specification

| Parameter                                                               |     | Data Rate |      |      |      |      | Units |
|-------------------------------------------------------------------------|-----|-----------|------|------|------|------|-------|
|                                                                         |     | 1600      | 1866 | 3200 | 3733 | 4266 |       |
| Maximum peak amplitude allowed for overshoot area.<br>(See Figure 18.)  | Max | 0.3       | 0.3  | 0.3  | 0.3  | 0.3  | V     |
| Maximum peak amplitude allowed for undershoot area.<br>(See Figure 18.) | Max | 0.3       | 0.3  | 0.3  | 0.3  | 0.3  | V     |
| Maximum overshoot area above $V_{DD}$ .<br>(See Figure 18.)             | Max | 0.1       | 0.1  | 0.1  | 0.1  | 0.1  | V-ns  |
| Maximum undershoot area below $V_{SS}$ .<br>(See Figure 18.)            | Max | 0.1       | 0.1  | 0.1  | 0.1  | 0.1  | V-ns  |

**NOTE :**

- 1)  $V_{DD2}$  stands for  $V_{DD}$  for CA[5:0], CK\_t, CK\_c, CS\_n, CKE and ODT.  $V_{DD}$  stands for  $V_{DDQ}$  for DQ, DMI, DQS\_t and DQS\_c.
- 2)  $V_{SS}$  stands for  $V_{SS}$  for CA[5:0], CK\_t, CK\_c, CS\_n, CKE and ODT.  $V_{SS}$  stands for  $V_{SSQ}$  for DQ, DMI, DQS\_t and DQS\_c.
- 3) Maximum peak amplitude values are referenced from actual  $V_{DD}$  and  $V_{SS}$  values.
- 4) Maximum area values are referenced from maximum operating  $V_{DD}$  and  $V_{SS}$  values.





Figure 18. Overshoot and Undershoot Definition

## 9.7 LPDDR4X Driver Output Timing Reference Load

These 'Timing Reference Loads' are not intended as a precise representation of any particular system environment or a depiction of the actual load presented by a production tester. System designers should use IBIS or other simulation tools to correlate the timing reference load to a system environment. Manufacturers correlate to their production test conditions, generally one or more coaxial transmission lines terminated at the tester electronics.



**Figure 19. Driver Output Reference Load for Timing and Slew Rate**

**NOTE :**

1) All output timing parameter values are reported with respect to this reference load. This reference load is also used to report slew rate.

SAMSUNG  
gary.pang@avp-electronics.com

## 9.8 LVSTL (Low Voltage Swing Terminated Logic) IO System

LVSTL I/O cell is comprised of pull-up, pull-down driver and a terminator. The basic cell is shown in Figure 20 .




Figure 20. LVSTL I/O Cell

To ensure that the target impedance is achieved the LVSTL I/O cell is designed to calibrated as below procedure.

1) First calibrate the pull-down device against a 240 Ohm resistor to VDDQ via the ZQ pin

- Set Strength Control to minimum setting
- Increase drive strength until comparator detects data bit is less than  $VDDQ/2$ .
- NMOS pull-down device is calibrated to 240 Ohms




Figure 21. pull-down calibration

2) Then calibrate the pull-up device against the calibrated pull-down device.

- Set VOH target and NMOS controller ODT replica via MRS (VOH can be automatically controlled by ODT MRS)
- Set Strength Control to minimum setting
- Increase drive strength until comparator detects data bit is greater than VOH target
- NMOS pull-up device is now calibrated to VOH target






Figure 22. pull-up calibration

SAMSUNG

gary.pang@avp-electronics.com

# 10.0 INPUT/OUTPUT CAPACITANCE

[Table 40] Input/Output Capacitance

| Parameter                                                            | Symbol | Min/Max | Value | Unit | Notes   |
|----------------------------------------------------------------------|--------|---------|-------|------|---------|
| Input capacitance, CK_t and CK_c                                     | CCK    | Min     | 2.3   | pF   | 1,2     |
|                                                                      |        | Max     | 4.3   |      |         |
| Input capacitance delta, CK_t and CK_c                               | CDCK   | Min     | 0.0   | pF   | 1,2,3   |
|                                                                      |        | Max     | 0.2   |      |         |
| Input capacitance, all other input-only pins except CS and CKE       | CI1    | Min     | 2.3   | pF   | 1,2,4   |
|                                                                      |        | Max     | 4.3   |      |         |
| Cin, CS0 / CS1 and CKE0 / CKE1                                       | CI2    | Min     | 1.1   | pF   | 1,2,4   |
|                                                                      |        | Max     | 3.1   |      |         |
| Input capacitance delta, all other input-only pins except CS and CKE | CDI1   | Min     | -0.3  | pF   | 1,2,5   |
|                                                                      |        | Max     | 0.3   |      |         |
| Cdelta, CS0 / CS1 and CKE0 / CKE1                                    | CDI2   | Min     | -0.6  | pF   | 1,2,5,9 |
|                                                                      |        | Max     | 0.6   |      |         |
| Input/output capacitance, DQ, DMI, DQS_t and DQS_c                   | CIO    | Min     | 1.8   | pF   | 1,2,6   |
|                                                                      |        | Max     | 3.8   |      |         |
| Input/output capacitance delta, DQS_t and DQS_c                      | CDDQS  | Min     | 0.0   | pF   | 1,2,7   |
|                                                                      |        | Max     | 0.3   |      |         |
| Input/output capacitance delta, DQ and DMI                           | CDIO   | Min     | -0.6  | pF   | 1,2,8   |
|                                                                      |        | Max     | 0.6   |      |         |
| Input/output capacitance ZQ pin                                      | CZQ    | Min     | 5.0   | pF   | 1,2     |
|                                                                      |        | Max     | 10.0  |      |         |

**NOTE :**

- 1) This parameter applies to both die and package.
- 2) This parameter is not subject to production test. It is verified by design and characterization. The capacitance is measured according to JEP147 (Procedure for measuring input capacitance using a vector network analyzer (VNA) with VDD1, VDD2, VDDQ, VSS, VSSQ applied and all other pins floating).
- 3) Absolute value of CCK\_t - CCK\_c.
- 4) CI applies to CS\_n, CKE, CA0-CA5.
- 5)  $CDI = CI - 0.5 \times (CCK_t + CCK_c)$
- 6) DMI loading matches DQ and DQS.
- 7) Absolute value of CDQS\_t and CDQS\_c.
- 8)  $CDIO = CIO - 0.5 \times (CDQS_t + CDQS_c)$  in byte-lane.
- 9)  $CDI2 = CI2 - 0.25 \times (CCK_t + CCK_c)$ .

## 11.0 IDD SPECIFICATION PARAMETERS AND TEST CONDITIONS

### 11.1 IDD Measurement Conditions

The following definitions are used within the IDD measurement tables unless stated otherwise:

- LOW:  $V_{IN} \leq V_{IL}(DC) \text{ MAX}$
- HIGH:  $V_{IN} \geq V_{IH}(DC) \text{ MIN}$
- STABLE: Inputs are stable at a HIGH or LOW level
- SWITCHING: See Table 41 and Table 42.

[Table 41] Definition of Switching for CA Input Signals

| Switching for CA |      |      |      |      |      |      |      |      |
|------------------|------|------|------|------|------|------|------|------|
| CK_t edge        | R1   | R2   | R3   | R4   | R5   | R6   | R7   | R8   |
| CKE              | HIGH | HIGH | HIGH | HIGH | HIGH | HIGH | HIGH | HIGH |
| CS               | LOW  | LOW  | LOW  | LOW  | LOW  | LOW  | LOW  | LOW  |
| CA0              | HIGH | LOW  | LOW  | LOW  | LOW  | HIGH | HIGH | HIGH |
| CA1              | HIGH | HIGH | HIGH | LOW  | LOW  | LOW  | LOW  | HIGH |
| CA2              | HIGH | LOW  | LOW  | LOW  | LOW  | HIGH | HIGH | HIGH |
| CA3              | HIGH | HIGH | HIGH | LOW  | LOW  | LOW  | LOW  | HIGH |
| CA4              | HIGH | LOW  | LOW  | LOW  | LOW  | HIGH | HIGH | HIGH |
| CA5              | HIGH | HIGH | HIGH | LOW  | LOW  | LOW  | LOW  | HIGH |

**NOTE :**

- 1) CS must always be driven LOW.
- 2) 50% of CA bus is changing between HIGH and LOW once per clock for the CA bus.
- 3) The above pattern is used continuously during IDD measurement for IDD values that require switching on the CA bus.

[Table 42] CA pattern for IDD4R for BL=16

| Clock Cycle Number | CKE  | CS   | Command | CA0 | CA1 | CA2 | CA3 | CA4 | CA5 |
|--------------------|------|------|---------|-----|-----|-----|-----|-----|-----|
| N                  | HIGH | HIGH | Read-1  | L   | H   | L   | L   | L   | L   |
| N+1                | HIGH | LOW  |         | L   | H   | L   | L   | L   | L   |
| N+2                | HIGH | HIGH | CAS-2   | L   | H   | L   | L   | H   | L   |
| N+3                | HIGH | LOW  |         | L   | L   | L   | L   | L   | L   |
| N+4                | HIGH | LOW  | DES     | L   | L   | L   | L   | L   | L   |
| N+5                | HIGH | LOW  | DES     | L   | L   | L   | L   | L   | L   |
| N+6                | HIGH | LOW  | DES     | L   | L   | L   | L   | L   | L   |
| N+7                | HIGH | LOW  | DES     | L   | L   | L   | L   | L   | L   |
| N+8                | HIGH | HIGH | Read-1  | L   | H   | L   | L   | L   | L   |
| N+9                | HIGH | LOW  |         | L   | H   | L   | L   | H   | L   |
| N+10               | HIGH | HIGH | CAS-2   | L   | H   | L   | L   | H   | H   |
| N+11               | HIGH | LOW  |         | H   | H   | H   | H   | H   | H   |
| N+12               | HIGH | LOW  | DES     | L   | L   | L   | L   | L   | L   |
| N+13               | HIGH | LOW  | DES     | L   | L   | L   | L   | L   | L   |
| N+14               | HIGH | LOW  | DES     | L   | L   | L   | L   | L   | L   |
| N+15               | HIGH | LOW  | DES     | L   | L   | L   | L   | L   | L   |

**NOTE :**

- 1) BA[2:0] = 010<sub>B</sub>, CA[9:4] = 000000<sub>B</sub> or 111111<sub>B</sub>, Burst Order CA[3:2] = 00<sub>B</sub> or 11<sub>B</sub> (Same as LPDDR3 IDD4R Spec)
- 2) Difference from LPDDR3 Spec : CA pins are kept low with DES CMD to reduce ODT current.

[Table 43] CA pattern for IDD4W for BL=16

| Clock Cycle Number | CKE  | CS   | Command | CA0 | CA1 | CA2 | CA3 | CA4 | CA5 |
|--------------------|------|------|---------|-----|-----|-----|-----|-----|-----|
| N                  | HIGH | HIGH | Write-1 | L   | L   | H   | L   | L   | L   |
| N+1                | HIGH | LOW  |         | L   | H   | L   | L   | L   | L   |
| N+2                | HIGH | HIGH | CAS-2   | L   | H   | L   | L   | H   | L   |
| N+3                | HIGH | LOW  |         | L   | L   | L   | L   | L   | L   |
| N+4                | HIGH | LOW  | DES     | L   | L   | L   | L   | L   | L   |
| N+5                | HIGH | LOW  | DES     | L   | L   | L   | L   | L   | L   |
| N+6                | HIGH | LOW  | DES     | L   | L   | L   | L   | L   | L   |
| N+7                | HIGH | LOW  | DES     | L   | L   | L   | L   | L   | L   |
| N+8                | HIGH | HIGH | Write-1 | L   | L   | H   | L   | L   | L   |
| N+9                | HIGH | LOW  |         | L   | H   | L   | L   | H   | L   |
| N+10               | HIGH | HIGH | CAS-2   | L   | H   | L   | L   | H   | H   |
| N+11               | HIGH | LOW  |         | L   | L   | H   | H   | H   | H   |
| N+12               | HIGH | LOW  | DES     | L   | L   | L   | L   | L   | L   |
| N+13               | HIGH | LOW  | DES     | L   | L   | L   | L   | L   | L   |
| N+14               | HIGH | LOW  | DES     | L   | L   | L   | L   | L   | L   |
| N+15               | HIGH | LOW  | DES     | L   | L   | L   | L   | L   | L   |

**NOTE :**

1) BA[2:0] = 010<sub>B</sub>, CA[9:4] = 000000<sub>B</sub> or 111111<sub>B</sub> (Same as LPDDR3 IDD4W Spec.)

2) Difference from LPDDR3 Spec :

1-No burst ordering

2-CA pins are kept low with DES CMD to reduce ODT current.

gary.pang@avp-electronics.com

[Table 44] Data Pattern for IDD4W (DBI off) for BL=16

| DBI OFF Case |       |       |       |       |       |       |       |       |     | No. of 1's |
|--------------|-------|-------|-------|-------|-------|-------|-------|-------|-----|------------|
|              | DQ[7] | DQ[6] | DQ[5] | DQ[4] | DQ[3] | DQ[2] | DQ[1] | DQ[0] | DBI |            |
| BL0          | 1     | 1     | 1     | 1     | 1     | 1     | 1     | 1     | 0   | 8          |
| BL1          | 1     | 1     | 1     | 1     | 0     | 0     | 0     | 0     | 0   | 4          |
| BL2          | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0   | 0          |
| BL3          | 0     | 0     | 0     | 0     | 1     | 1     | 1     | 1     | 0   | 4          |
| BL4          | 0     | 0     | 0     | 0     | 0     | 0     | 1     | 1     | 0   | 2          |
| BL5          | 0     | 0     | 0     | 0     | 1     | 1     | 1     | 1     | 0   | 4          |
| BL6          | 1     | 1     | 1     | 1     | 1     | 1     | 0     | 0     | 0   | 6          |
| BL7          | 1     | 1     | 1     | 1     | 0     | 0     | 0     | 0     | 0   | 4          |
| BL8          | 1     | 1     | 1     | 1     | 1     | 1     | 1     | 1     | 0   | 8          |
| BL9          | 1     | 1     | 1     | 1     | 0     | 0     | 0     | 0     | 0   | 4          |
| BL10         | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0   | 0          |
| BL11         | 0     | 0     | 0     | 0     | 1     | 1     | 1     | 1     | 0   | 4          |
| BL12         | 0     | 0     | 0     | 0     | 0     | 0     | 1     | 1     | 0   | 2          |
| BL13         | 0     | 0     | 0     | 0     | 1     | 1     | 1     | 1     | 0   | 4          |
| BL14         | 1     | 1     | 1     | 1     | 1     | 1     | 0     | 0     | 0   | 6          |
| BL15         | 1     | 1     | 1     | 1     | 0     | 0     | 0     | 0     | 0   | 4          |
| BL16         | 1     | 1     | 1     | 1     | 1     | 1     | 0     | 0     | 0   | 6          |
| BL17         | 1     | 1     | 1     | 1     | 0     | 0     | 0     | 0     | 0   | 4          |
| BL18         | 0     | 0     | 0     | 0     | 0     | 0     | 1     | 1     | 0   | 2          |
| BL19         | 0     | 0     | 0     | 0     | 1     | 1     | 1     | 1     | 0   | 4          |
| BL20         | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0   | 0          |
| BL21         | 0     | 0     | 0     | 0     | 1     | 1     | 1     | 1     | 0   | 4          |
| BL22         | 1     | 1     | 1     | 1     | 1     | 1     | 1     | 1     | 0   | 8          |
| BL23         | 1     | 1     | 1     | 1     | 0     | 0     | 0     | 0     | 0   | 4          |
| BL24         | 0     | 0     | 0     | 0     | 0     | 0     | 1     | 1     | 0   | 2          |
| BL25         | 0     | 0     | 0     | 0     | 1     | 1     | 1     | 1     | 0   | 4          |
| BL26         | 1     | 1     | 1     | 1     | 1     | 1     | 0     | 0     | 0   | 6          |
| BL27         | 1     | 1     | 1     | 1     | 0     | 0     | 0     | 0     | 0   | 4          |
| BL28         | 1     | 1     | 1     | 1     | 1     | 1     | 1     | 1     | 0   | 8          |
| BL29         | 1     | 1     | 1     | 1     | 0     | 0     | 0     | 0     | 0   | 4          |
| BL30         | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0   | 0          |
| BL31         | 0     | 0     | 0     | 0     | 1     | 1     | 1     | 1     | 0   | 4          |
| No. of 1's   | 16    | 16    | 16    | 16    | 16    | 16    | 16    | 16    |     |            |

## NOTE:

1) Simplified pattern compared with last showing.

Same data pattern was applied to DQ[4], DQ[5], DQ[6], DQ[7] for reducing complexity for IDD4W/R pattern programming.

IF THERE IS ANY OTHER OPERATION TO IMPLEMENT IN ADDITION TO SPECIFICATION  
IN THE DATASHEET OR JEDEC STANDARD, PLEASE CONTACT EACH BRANCH OFFICE OR  
HEADQUARTERS OF SAMSUNG ELECTRONICS.

Rev. 1.0

CONFIDENTIAL

[Table 45] Data Pattern for IDD4R (DBI off) for BL=16

| DBI OFF Case |       |       |       |       |       |       |       |       |     | No. of 1's |
|--------------|-------|-------|-------|-------|-------|-------|-------|-------|-----|------------|
|              | DQ[7] | DQ[6] | DQ[5] | DQ[4] | DQ[3] | DQ[2] | DQ[1] | DQ[0] | DBI |            |
| BL0          | 1     | 1     | 1     | 1     | 1     | 1     | 1     | 1     | 0   | 8          |
| BL1          | 1     | 1     | 1     | 1     | 0     | 0     | 0     | 0     | 0   | 4          |
| BL2          | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0   | 0          |
| BL3          | 0     | 0     | 0     | 0     | 1     | 1     | 1     | 1     | 0   | 4          |
| BL4          | 0     | 0     | 0     | 0     | 0     | 0     | 1     | 1     | 0   | 2          |
| BL5          | 0     | 0     | 0     | 0     | 1     | 1     | 1     | 1     | 0   | 4          |
| BL6          | 1     | 1     | 1     | 1     | 1     | 1     | 0     | 0     | 0   | 6          |
| BL7          | 1     | 1     | 1     | 1     | 0     | 0     | 0     | 0     | 0   | 4          |
| BL8          | 1     | 1     | 1     | 1     | 1     | 1     | 1     | 1     | 0   | 8          |
| BL9          | 1     | 1     | 1     | 1     | 0     | 0     | 0     | 0     | 0   | 4          |
| BL10         | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0   | 0          |
| BL11         | 0     | 0     | 0     | 0     | 1     | 1     | 1     | 1     | 0   | 4          |
| BL12         | 0     | 0     | 0     | 0     | 0     | 0     | 1     | 1     | 0   | 2          |
| BL13         | 0     | 0     | 0     | 0     | 1     | 1     | 1     | 1     | 0   | 4          |
| BL14         | 1     | 1     | 1     | 1     | 1     | 1     | 0     | 0     | 0   | 6          |
| BL15         | 1     | 1     | 1     | 1     | 0     | 0     | 0     | 0     | 0   | 4          |
| BL16         | 1     | 1     | 1     | 1     | 1     | 1     | 1     | 1     | 0   | 8          |
| BL17         | 1     | 1     | 1     | 1     | 0     | 0     | 0     | 0     | 0   | 4          |
| BL18         | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0   | 0          |
| BL19         | 0     | 0     | 0     | 0     | 1     | 1     | 1     | 1     | 0   | 4          |
| BL20         | 1     | 1     | 1     | 1     | 1     | 1     | 0     | 0     | 0   | 6          |
| BL21         | 1     | 1     | 1     | 1     | 0     | 0     | 0     | 0     | 0   | 4          |
| BL22         | 0     | 0     | 0     | 0     | 0     | 0     | 1     | 1     | 0   | 2          |
| BL23         | 0     | 0     | 0     | 0     | 1     | 1     | 1     | 1     | 0   | 4          |
| BL24         | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0   | 0          |
| BL25         | 0     | 0     | 0     | 0     | 1     | 1     | 1     | 1     | 0   | 4          |
| BL26         | 1     | 1     | 1     | 1     | 1     | 1     | 1     | 1     | 0   | 8          |
| BL27         | 1     | 1     | 1     | 1     | 0     | 0     | 0     | 0     | 0   | 4          |
| BL28         | 0     | 0     | 0     | 0     | 0     | 0     | 1     | 1     | 0   | 2          |
| BL29         | 0     | 0     | 0     | 0     | 1     | 1     | 1     | 1     | 0   | 4          |
| BL30         | 1     | 1     | 1     | 1     | 1     | 1     | 0     | 0     | 0   | 6          |
| BL31         | 1     | 1     | 1     | 1     | 0     | 0     | 0     | 0     | 0   | 4          |
| No. of 1's   | 16    | 16    | 16    | 16    | 16    | 16    | 16    | 16    |     |            |

## NOTE:

1) Same data pattern was applied to DQ[4], DQ[5], DQ[6], DQ[7] for reducing complexity for IDD4W/R pattern programming.

[Table 46] Data Pattern for IDD4W (DBI on) for BL=16

| DBI ON Case |       |       |       |       |       |       |       |       |     | No. of 1's |
|-------------|-------|-------|-------|-------|-------|-------|-------|-------|-----|------------|
|             | DQ[7] | DQ[6] | DQ[5] | DQ[4] | DQ[3] | DQ[2] | DQ[1] | DQ[0] | DBI |            |
| BL0         | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 1   | 1          |
| BL1         | 1     | 1     | 1     | 1     | 0     | 0     | 0     | 0     | 0   | 4          |
| BL2         | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0   | 0          |
| BL3         | 0     | 0     | 0     | 0     | 1     | 1     | 1     | 1     | 0   | 4          |
| BL4         | 0     | 0     | 0     | 0     | 0     | 0     | 1     | 1     | 0   | 2          |
| BL5         | 0     | 0     | 0     | 0     | 1     | 1     | 1     | 1     | 0   | 4          |
| BL6         | 0     | 0     | 0     | 0     | 0     | 0     | 1     | 1     | 1   | 3          |
| BL7         | 1     | 1     | 1     | 1     | 0     | 0     | 0     | 0     | 0   | 4          |
| BL8         | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 1   | 1          |
| BL9         | 1     | 1     | 1     | 1     | 0     | 0     | 0     | 0     | 0   | 4          |
| BL10        | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0   | 0          |
| BL11        | 0     | 0     | 0     | 0     | 1     | 1     | 1     | 1     | 0   | 4          |
| BL12        | 0     | 0     | 0     | 0     | 0     | 0     | 1     | 1     | 0   | 2          |
| BL13        | 0     | 0     | 0     | 0     | 1     | 1     | 1     | 1     | 0   | 4          |
| BL14        | 0     | 0     | 0     | 0     | 0     | 0     | 1     | 1     | 1   | 3          |
| BL15        | 1     | 1     | 1     | 1     | 0     | 0     | 0     | 0     | 0   | 4          |
| BL16        | 0     | 0     | 0     | 0     | 0     | 0     | 1     | 1     | 1   | 3          |
| BL17        | 1     | 1     | 1     | 1     | 0     | 0     | 0     | 0     | 0   | 4          |
| BL18        | 0     | 0     | 0     | 0     | 0     | 0     | 1     | 1     | 0   | 2          |
| BL19        | 0     | 0     | 0     | 0     | 1     | 1     | 1     | 1     | 0   | 4          |
| BL20        | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0   | 0          |
| BL21        | 0     | 0     | 0     | 0     | 1     | 1     | 1     | 1     | 0   | 4          |
| BL22        | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 1   | 1          |
| BL23        | 1     | 1     | 1     | 1     | 0     | 0     | 0     | 0     | 0   | 4          |
| BL24        | 0     | 0     | 0     | 0     | 0     | 0     | 1     | 1     | 0   | 2          |
| BL25        | 0     | 0     | 0     | 0     | 1     | 1     | 1     | 1     | 0   | 4          |
| BL26        | 0     | 0     | 0     | 0     | 0     | 0     | 1     | 1     | 1   | 3          |
| BL27        | 1     | 1     | 1     | 1     | 0     | 0     | 0     | 0     | 0   | 4          |
| BL28        | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 1   | 1          |
| BL29        | 1     | 1     | 1     | 1     | 0     | 0     | 0     | 0     | 0   | 4          |
| BL30        | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0   | 0          |
| BL31        | 0     | 0     | 0     | 0     | 1     | 1     | 1     | 1     | 0   | 4          |
| No. of 1's  | 8     | 8     | 8     | 8     | 8     | 8     | 16    | 16    | 8   |            |

 DBI enabled burst

[Table 47] Data Pattern for IDD4R (DBI on) for BL=16

| DBI ON Case |       |       |       |       |       |       |       |       |     | No. of 1's |
|-------------|-------|-------|-------|-------|-------|-------|-------|-------|-----|------------|
|             | DQ[7] | DQ[6] | DQ[5] | DQ[4] | DQ[3] | DQ[2] | DQ[1] | DQ[0] | DBI |            |
| BL0         | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 1   | 1          |
| BL1         | 1     | 1     | 1     | 1     | 0     | 0     | 0     | 0     | 0   | 4          |
| BL2         | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0   | 0          |
| BL3         | 0     | 0     | 0     | 0     | 1     | 1     | 1     | 1     | 0   | 4          |
| BL4         | 0     | 0     | 0     | 0     | 0     | 0     | 1     | 1     | 0   | 2          |
| BL5         | 0     | 0     | 0     | 0     | 1     | 1     | 1     | 1     | 0   | 4          |
| BL6         | 0     | 0     | 0     | 0     | 0     | 0     | 1     | 1     | 1   | 3          |
| BL7         | 1     | 1     | 1     | 1     | 0     | 0     | 0     | 0     | 0   | 4          |
| BL8         | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 1   | 1          |
| BL9         | 1     | 1     | 1     | 1     | 0     | 0     | 0     | 0     | 0   | 4          |
| BL10        | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0   | 0          |
| BL11        | 0     | 0     | 0     | 0     | 1     | 1     | 1     | 1     | 0   | 4          |
| BL12        | 0     | 0     | 0     | 0     | 0     | 0     | 1     | 1     | 0   | 2          |
| BL13        | 0     | 0     | 0     | 0     | 1     | 1     | 1     | 1     | 0   | 4          |
| BL14        | 0     | 0     | 0     | 0     | 0     | 0     | 1     | 1     | 1   | 3          |
| BL15        | 1     | 1     | 1     | 1     | 0     | 0     | 0     | 0     | 0   | 4          |
|             |       |       |       |       |       |       |       |       |     |            |
| BL16        | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 1   | 1          |
| BL17        | 1     | 1     | 1     | 1     | 0     | 0     | 0     | 0     | 0   | 4          |
| BL18        | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0   | 0          |
| BL19        | 0     | 0     | 0     | 0     | 1     | 1     | 1     | 1     | 0   | 4          |
| BL20        | 0     | 0     | 0     | 0     | 0     | 0     | 1     | 1     | 1   | 3          |
| BL21        | 1     | 1     | 1     | 1     | 0     | 0     | 0     | 0     | 0   | 4          |
| BL22        | 0     | 0     | 0     | 0     | 0     | 0     | 1     | 1     | 0   | 2          |
| BL23        | 0     | 0     | 0     | 0     | 1     | 1     | 1     | 1     | 0   | 4          |
| BL24        | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0   | 0          |
| BL25        | 0     | 0     | 0     | 0     | 1     | 1     | 1     | 1     | 0   | 4          |
| BL26        | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 1   | 1          |
| BL27        | 1     | 1     | 1     | 1     | 0     | 0     | 0     | 0     | 0   | 4          |
| BL28        | 0     | 0     | 0     | 0     | 0     | 0     | 1     | 1     | 0   | 2          |
| BL29        | 0     | 0     | 0     | 0     | 1     | 1     | 1     | 1     | 0   | 4          |
| BL30        | 0     | 0     | 0     | 0     | 0     | 0     | 1     | 1     | 1   | 3          |
| BL31        | 1     | 1     | 1     | 1     | 0     | 0     | 0     | 0     | 0   | 4          |
| No. of 1's  | 8     | 8     | 8     | 8     | 8     | 8     | 16    | 16    | 8   |            |



[Table 48] CA pattern for IDD4R for BL=32

| Clock Cycle Number | CKE  | CS   | Command | CA0 | CA1 | CA2 | CA3 | CA4 | CA5 |
|--------------------|------|------|---------|-----|-----|-----|-----|-----|-----|
| N                  | HIGH | HIGH | Read-1  | L   | H   | L   | L   | L   | L   |
| N+1                | HIGH | LOW  |         | L   | H   | L   | L   | L   | L   |
| N+2                | HIGH | HIGH | CAS-2   | L   | H   | L   | L   | H   | L   |
| N+3                | HIGH | LOW  |         | L   | L   | L   | L   | L   | L   |
| N+4                | HIGH | LOW  | DES     | L   | L   | L   | L   | L   | L   |
| N+5                | HIGH | LOW  | DES     | L   | L   | L   | L   | L   | L   |
| N+6                | HIGH | LOW  | DES     | L   | L   | L   | L   | L   | L   |
| N+7                | HIGH | LOW  | DES     | L   | L   | L   | L   | L   | L   |
| N+8                | HIGH | LOW  | DES     | L   | L   | L   | L   | L   | L   |
| N+9                | HIGH | LOW  | DES     | L   | L   | L   | L   | L   | L   |
| N+10               | HIGH | LOW  | DES     | L   | L   | L   | L   | L   | L   |
| N+11               | HIGH | LOW  | DES     | L   | L   | L   | L   | L   | L   |
| N+12               | HIGH | LOW  | DES     | L   | L   | L   | L   | L   | L   |
| N+13               | HIGH | LOW  | DES     | L   | L   | L   | L   | L   | L   |
| N+14               | HIGH | LOW  | DES     | L   | L   | L   | L   | L   | L   |
| N+15               | HIGH | LOW  | DES     | L   | L   | L   | L   | L   | L   |
| N+16               | HIGH | HIGH | Read-1  | L   | H   | L   | L   | L   | L   |
| N+17               | HIGH | LOW  |         | L   | H   | L   | L   | H   | L   |
| N+18               | HIGH | HIGH | CAS-2   | L   | H   | L   | L   | H   | H   |
| N+19               | HIGH | LOW  |         | H   | H   | L   | H   | H   | H   |
| N+20               | HIGH | LOW  | DES     | L   | L   | L   | L   | L   | L   |
| N+21               | HIGH | LOW  | DES     | L   | L   | L   | L   | L   | L   |
| N+22               | HIGH | LOW  | DES     | L   | L   | L   | L   | L   | L   |
| N+23               | HIGH | LOW  | DES     | L   | L   | L   | L   | L   | L   |
| N+24               | HIGH | LOW  | DES     | L   | L   | L   | L   | L   | L   |
| N+25               | HIGH | LOW  | DES     | L   | L   | L   | L   | L   | L   |
| N+26               | HIGH | LOW  | DES     | L   | L   | L   | L   | L   | L   |
| N+27               | HIGH | LOW  | DES     | L   | L   | L   | L   | L   | L   |
| N+28               | HIGH | LOW  | DES     | L   | L   | L   | L   | L   | L   |
| N+29               | HIGH | LOW  | DES     | L   | L   | L   | L   | L   | L   |
| N+30               | HIGH | LOW  | DES     | L   | L   | L   | L   | L   | L   |
| N+31               | HIGH | LOW  | DES     | L   | L   | L   | L   | L   | L   |

**NOTE :**

1) BA[2:0] = 010B, CA[9:5] = 00000B or 11111B, Burst Order CA[4:2] = 000B or 111B.

[Table 49] CA pattern for IDD4W for BL=32

| Clock Cycle Number | CKE  | CS   | Command | CA0 | CA1 | CA2 | CA3 | CA4 | CA5 |
|--------------------|------|------|---------|-----|-----|-----|-----|-----|-----|
| N                  | HIGH | HIGH | Write-1 | L   | L   | H   | L   | L   | L   |
| N+1                | HIGH | LOW  |         | L   | H   | L   | L   | L   | L   |
| N+2                | HIGH | HIGH | CAS-2   | L   | H   | L   | L   | H   | L   |
| N+3                | HIGH | LOW  |         | L   | L   | L   | L   | L   | L   |
| N+4                | HIGH | LOW  | DES     | L   | L   | L   | L   | L   | L   |
| N+5                | HIGH | LOW  | DES     | L   | L   | L   | L   | L   | L   |
| N+6                | HIGH | LOW  | DES     | L   | L   | L   | L   | L   | L   |
| N+7                | HIGH | LOW  | DES     | L   | L   | L   | L   | L   | L   |
| N+8                | HIGH | LOW  | DES     | L   | L   | L   | L   | L   | L   |
| N+9                | HIGH | LOW  | DES     | L   | L   | L   | L   | L   | L   |
| N+10               | HIGH | LOW  | DES     | L   | L   | L   | L   | L   | L   |
| N+11               | HIGH | LOW  | DES     | L   | L   | L   | L   | L   | L   |
| N+12               | HIGH | LOW  | DES     | L   | L   | L   | L   | L   | L   |
| N+13               | HIGH | LOW  | DES     | L   | L   | L   | L   | L   | L   |
| N+14               | HIGH | LOW  | DES     | L   | L   | L   | L   | L   | L   |
| N+15               | HIGH | LOW  | DES     | L   | L   | L   | L   | L   | L   |
| N+16               | HIGH | HIGH | Write-1 | L   | L   | H   | L   | L   | L   |
| N+17               | HIGH | LOW  |         | L   | H   | L   | L   | H   | L   |
| N+18               | HIGH | HIGH | CAS-2   | L   | H   | L   | L   | H   | H   |
| N+19               | HIGH | LOW  |         | L   | L   | L   | H   | H   | H   |
| N+20               | HIGH | LOW  | DES     | L   | L   | L   | L   | L   | L   |
| N+21               | HIGH | LOW  | DES     | L   | L   | L   | L   | L   | L   |
| N+22               | HIGH | LOW  | DES     | L   | L   | L   | L   | L   | L   |
| N+23               | HIGH | LOW  | DES     | L   | L   | L   | L   | L   | L   |
| N+24               | HIGH | LOW  | DES     | L   | L   | L   | L   | L   | L   |
| N+25               | HIGH | LOW  | DES     | L   | L   | L   | L   | L   | L   |
| N+26               | HIGH | LOW  | DES     | L   | L   | L   | L   | L   | L   |
| N+27               | HIGH | LOW  | DES     | L   | L   | L   | L   | L   | L   |
| N+28               | HIGH | LOW  | DES     | L   | L   | L   | L   | L   | L   |
| N+29               | HIGH | LOW  | DES     | L   | L   | L   | L   | L   | L   |
| N+30               | HIGH | LOW  | DES     | L   | L   | L   | L   | L   | L   |
| N+31               | HIGH | LOW  | DES     | L   | L   | L   | L   | L   | L   |

## NOTE :

1) BA[2:0] = 010B, CA[9:5] = 00000B or 11111B.

[Table 50] Data Pattern for IDD4W (DBI off) for BL=32

| DBI OFF Case |       |       |       |       |       |       |       |       |     | No. of 1's |
|--------------|-------|-------|-------|-------|-------|-------|-------|-------|-----|------------|
|              | DQ[7] | DQ[6] | DQ[5] | DQ[4] | DQ[3] | DQ[2] | DQ[1] | DQ[0] | DBI |            |
| BL0          | 1     | 1     | 1     | 1     | 1     | 1     | 1     | 1     | 0   | 8          |
| BL1          | 1     | 1     | 1     | 1     | 0     | 0     | 0     | 0     | 0   | 4          |
| BL2          | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0   | 0          |
| BL3          | 0     | 0     | 0     | 0     | 1     | 1     | 1     | 1     | 0   | 4          |
| BL4          | 0     | 0     | 0     | 0     | 0     | 0     | 1     | 1     | 0   | 2          |
| BL5          | 0     | 0     | 0     | 0     | 1     | 1     | 1     | 1     | 0   | 4          |
| BL6          | 1     | 1     | 1     | 1     | 1     | 1     | 0     | 0     | 0   | 6          |
| BL7          | 1     | 1     | 1     | 1     | 0     | 0     | 0     | 0     | 0   | 4          |
| BL8          | 1     | 1     | 1     | 1     | 1     | 1     | 1     | 1     | 0   | 8          |
| BL9          | 1     | 1     | 1     | 1     | 0     | 0     | 0     | 0     | 0   | 4          |
| BL10         | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0   | 0          |
| BL11         | 0     | 0     | 0     | 0     | 1     | 1     | 1     | 1     | 0   | 4          |
| BL12         | 0     | 0     | 0     | 0     | 0     | 0     | 1     | 1     | 0   | 2          |
| BL13         | 0     | 0     | 0     | 0     | 1     | 1     | 1     | 1     | 0   | 4          |
| BL14         | 1     | 1     | 1     | 1     | 1     | 1     | 0     | 0     | 0   | 6          |
| BL15         | 1     | 1     | 1     | 1     | 0     | 0     | 0     | 0     | 0   | 4          |
| BL16         | 1     | 1     | 1     | 1     | 1     | 1     | 0     | 0     | 0   | 6          |
| BL17         | 1     | 1     | 1     | 1     | 0     | 0     | 0     | 0     | 0   | 4          |
| BL18         | 0     | 0     | 0     | 0     | 0     | 0     | 1     | 1     | 0   | 2          |
| BL19         | 0     | 0     | 0     | 0     | 1     | 1     | 1     | 1     | 0   | 4          |
| BL20         | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0   | 0          |
| BL21         | 0     | 0     | 0     | 0     | 1     | 1     | 1     | 1     | 0   | 4          |
| BL22         | 1     | 1     | 1     | 1     | 1     | 1     | 1     | 1     | 0   | 8          |
| BL23         | 1     | 1     | 1     | 1     | 0     | 0     | 0     | 0     | 0   | 4          |
| BL24         | 0     | 0     | 0     | 0     | 0     | 0     | 1     | 1     | 0   | 2          |
| BL25         | 0     | 0     | 0     | 0     | 1     | 1     | 1     | 1     | 0   | 4          |
| BL26         | 1     | 1     | 1     | 1     | 1     | 1     | 0     | 0     | 0   | 6          |
| BL27         | 1     | 1     | 1     | 1     | 0     | 0     | 0     | 0     | 0   | 4          |
| BL28         | 1     | 1     | 1     | 1     | 1     | 1     | 1     | 1     | 0   | 8          |
| BL29         | 1     | 1     | 1     | 1     | 0     | 0     | 0     | 0     | 0   | 4          |
| BL30         | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0   | 0          |
| BL31         | 0     | 0     | 0     | 0     | 1     | 1     | 1     | 1     | 0   | 4          |
| BL32         | 1     | 1     | 1     | 1     | 1     | 1     | 1     | 1     | 0   | 8          |
| BL33         | 1     | 1     | 1     | 1     | 0     | 0     | 0     | 0     | 0   | 4          |
| BL34         | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0   | 0          |
| BL35         | 0     | 0     | 0     | 0     | 1     | 1     | 1     | 1     | 0   | 4          |

IF THERE IS ANY OTHER OPERATION TO IMPLEMENT IN ADDITION TO SPECIFICATION  
IN THE DATASHEET OR JEDEC STANDARD, PLEASE CONTACT EACH BRANCH OFFICE OR  
HEADQUARTERS OF SAMSUNG ELECTRONICS.

Rev. 1.0

CONFIDENTIAL

[Table 50] Data Pattern for IDD4W (DBI off) for BL=32

| DBI OFF Case |       |       |       |       |       |       |       |       |     | No. of 1's |
|--------------|-------|-------|-------|-------|-------|-------|-------|-------|-----|------------|
|              | DQ[7] | DQ[6] | DQ[5] | DQ[4] | DQ[3] | DQ[2] | DQ[1] | DQ[0] | DBI |            |
| BL36         | 0     | 0     | 0     | 0     | 0     | 0     | 1     | 1     | 0   | 2          |
| BL37         | 0     | 0     | 0     | 0     | 1     | 1     | 1     | 1     | 0   | 4          |
| BL38         | 1     | 1     | 1     | 1     | 1     | 1     | 0     | 0     | 0   | 6          |
| BL39         | 1     | 1     | 1     | 1     | 0     | 0     | 0     | 0     | 0   | 4          |
| BL40         | 1     | 1     | 1     | 1     | 1     | 1     | 1     | 1     | 0   | 8          |
| BL41         | 1     | 1     | 1     | 1     | 0     | 0     | 0     | 0     | 0   | 4          |
| BL42         | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0   | 0          |
| BL43         | 0     | 0     | 0     | 0     | 1     | 1     | 1     | 1     | 0   | 4          |
| BL44         | 0     | 0     | 0     | 0     | 0     | 0     | 1     | 1     | 0   | 2          |
| BL45         | 0     | 0     | 0     | 0     | 1     | 1     | 1     | 1     | 0   | 4          |
| BL46         | 1     | 1     | 1     | 1     | 1     | 1     | 0     | 0     | 0   | 6          |
| BL47         | 1     | 1     | 1     | 1     | 0     | 0     | 0     | 0     | 0   | 4          |
|              |       |       |       |       |       |       |       |       |     |            |
| BL48         | 1     | 1     | 1     | 1     | 1     | 1     | 0     | 0     | 0   | 6          |
| BL49         | 1     | 1     | 1     | 1     | 0     | 0     | 0     | 0     | 0   | 4          |
| BL50         | 0     | 0     | 0     | 0     | 0     | 0     | 1     | 1     | 0   | 2          |
| BL51         | 0     | 0     | 0     | 0     | 1     | 1     | 1     | 1     | 0   | 4          |
| BL52         | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0   | 0          |
| BL53         | 0     | 0     | 0     | 0     | 1     | 1     | 1     | 1     | 0   | 4          |
| BL54         | 1     | 1     | 1     | 1     | 1     | 1     | 1     | 1     | 0   | 8          |
| BL55         | 1     | 1     | 1     | 1     | 0     | 0     | 0     | 0     | 0   | 4          |
| BL56         | 0     | 0     | 0     | 0     | 0     | 0     | 1     | 1     | 0   | 2          |
| BL57         | 0     | 0     | 0     | 0     | 1     | 1     | 1     | 1     | 0   | 4          |
| BL58         | 1     | 1     | 1     | 1     | 1     | 1     | 0     | 0     | 0   | 6          |
| BL59         | 1     | 1     | 1     | 1     | 0     | 0     | 0     | 0     | 0   | 4          |
| BL60         | 1     | 1     | 1     | 1     | 1     | 1     | 1     | 1     | 0   | 8          |
| BL61         | 1     | 1     | 1     | 1     | 0     | 0     | 0     | 0     | 0   | 4          |
| BL62         | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0   | 0          |
| BL63         | 0     | 0     | 0     | 0     | 1     | 1     | 1     | 1     | 0   | 4          |
| No. of 1's   | 32    | 32    | 32    | 32    | 32    | 32    | 32    | 32    |     |            |

## NOTE :

1) Simplified pattern compared with last showing.

Same data pattern was applied to DQ[4], DQ[5], DQ[6], DQ[7] for reducing complexity for IDD4W/R pattern programming.

[Table 51] Data Pattern for IDD4R (DBI off) for BL=32

| DBI OFF Case |       |       |       |       |       |       |       |       |     | No. of 1's |
|--------------|-------|-------|-------|-------|-------|-------|-------|-------|-----|------------|
|              | DQ[7] | DQ[6] | DQ[5] | DQ[4] | DQ[3] | DQ[2] | DQ[1] | DQ[0] | DBI |            |
| BL0          | 1     | 1     | 1     | 1     | 1     | 1     | 1     | 1     | 0   | 8          |
| BL1          | 1     | 1     | 1     | 1     | 0     | 0     | 0     | 0     | 0   | 4          |
| BL2          | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0   | 0          |
| BL3          | 0     | 0     | 0     | 0     | 1     | 1     | 1     | 1     | 0   | 4          |
| BL4          | 0     | 0     | 0     | 0     | 0     | 0     | 1     | 1     | 0   | 2          |
| BL5          | 0     | 0     | 0     | 0     | 1     | 1     | 1     | 1     | 0   | 4          |
| BL6          | 1     | 1     | 1     | 1     | 1     | 1     | 0     | 0     | 0   | 6          |
| BL7          | 1     | 1     | 1     | 1     | 0     | 0     | 0     | 0     | 0   | 4          |
| BL8          | 1     | 1     | 1     | 1     | 1     | 1     | 1     | 1     | 0   | 8          |
| BL9          | 1     | 1     | 1     | 1     | 0     | 0     | 0     | 0     | 0   | 4          |
| BL10         | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0   | 0          |
| BL11         | 0     | 0     | 0     | 0     | 1     | 1     | 1     | 1     | 0   | 4          |
| BL12         | 0     | 0     | 0     | 0     | 0     | 0     | 1     | 1     | 0   | 2          |
| BL13         | 0     | 0     | 0     | 0     | 1     | 1     | 1     | 1     | 0   | 4          |
| BL14         | 1     | 1     | 1     | 1     | 1     | 1     | 0     | 0     | 0   | 6          |
| BL15         | 1     | 1     | 1     | 1     | 0     | 0     | 0     | 0     | 0   | 4          |
| BL16         | 1     | 1     | 1     | 1     | 1     | 1     | 0     | 0     | 0   | 6          |
| BL17         | 1     | 1     | 1     | 1     | 0     | 0     | 0     | 0     | 0   | 4          |
| BL18         | 0     | 0     | 0     | 0     | 0     | 0     | 1     | 1     | 0   | 2          |
| BL19         | 0     | 0     | 0     | 0     | 1     | 1     | 1     | 1     | 0   | 4          |
| BL20         | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0   | 0          |
| BL21         | 0     | 0     | 0     | 0     | 1     | 1     | 1     | 1     | 0   | 4          |
| BL22         | 1     | 1     | 1     | 1     | 1     | 1     | 1     | 1     | 0   | 8          |
| BL23         | 1     | 1     | 1     | 1     | 0     | 0     | 0     | 0     | 0   | 4          |
| BL24         | 0     | 0     | 0     | 0     | 0     | 0     | 1     | 1     | 0   | 2          |
| BL25         | 0     | 0     | 0     | 0     | 1     | 1     | 1     | 1     | 0   | 4          |
| BL26         | 1     | 1     | 1     | 1     | 1     | 1     | 0     | 0     | 0   | 6          |
| BL27         | 1     | 1     | 1     | 1     | 0     | 0     | 0     | 0     | 0   | 4          |
| BL28         | 1     | 1     | 1     | 1     | 1     | 1     | 1     | 1     | 0   | 8          |
| BL29         | 1     | 1     | 1     | 1     | 0     | 0     | 0     | 0     | 0   | 4          |
| BL30         | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0   | 0          |
| BL31         | 0     | 0     | 0     | 0     | 1     | 1     | 1     | 1     | 0   | 4          |
| BL32         | 0     | 0     | 0     | 0     | 0     | 0     | 1     | 1     | 0   | 2          |
| BL33         | 0     | 0     | 0     | 0     | 1     | 1     | 1     | 1     | 0   | 4          |
| BL34         | 1     | 1     | 1     | 1     | 1     | 1     | 0     | 0     | 0   | 6          |
| BL35         | 1     | 1     | 1     | 1     | 0     | 0     | 0     | 0     | 0   | 4          |

IF THERE IS ANY OTHER OPERATION TO IMPLEMENT IN ADDITION TO SPECIFICATION  
IN THE DATASHEET OR JEDEC STANDARD, PLEASE CONTACT EACH BRANCH OFFICE OR  
HEADQUARTERS OF SAMSUNG ELECTRONICS.

Rev. 1.0

CONFIDENTIAL

[Table 51] Data Pattern for IDD4R (DBI off) for BL=32

| DBI OFF Case |       |       |       |       |       |       |       |       |     | No. of 1's |
|--------------|-------|-------|-------|-------|-------|-------|-------|-------|-----|------------|
|              | DQ[7] | DQ[6] | DQ[5] | DQ[4] | DQ[3] | DQ[2] | DQ[1] | DQ[0] | DBI |            |
| BL36         | 1     | 1     | 1     | 1     | 1     | 1     | 1     | 1     | 0   | 8          |
| BL37         | 1     | 1     | 1     | 1     | 0     | 0     | 0     | 0     | 0   | 4          |
| BL38         | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0   | 0          |
| BL39         | 0     | 0     | 0     | 0     | 1     | 1     | 1     | 1     | 0   | 4          |
| BL40         | 0     | 0     | 0     | 0     | 0     | 0     | 1     | 1     | 0   | 2          |
| BL41         | 0     | 0     | 0     | 0     | 1     | 1     | 1     | 1     | 0   | 4          |
| BL42         | 1     | 1     | 1     | 1     | 1     | 1     | 0     | 0     | 0   | 6          |
| BL43         | 1     | 1     | 1     | 1     | 0     | 0     | 0     | 0     | 0   | 4          |
| BL44         | 1     | 1     | 1     | 1     | 1     | 1     | 1     | 1     | 0   | 8          |
| BL45         | 1     | 1     | 1     | 1     | 0     | 0     | 0     | 0     | 0   | 4          |
| BL46         | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0   | 0          |
| BL47         | 0     | 0     | 0     | 0     | 1     | 1     | 1     | 1     | 0   | 4          |
|              |       |       |       |       |       |       |       |       |     |            |
| BL48         | 1     | 1     | 1     | 1     | 1     | 1     | 1     | 1     | 0   | 8          |
| BL49         | 1     | 1     | 1     | 1     | 0     | 0     | 0     | 0     | 0   | 4          |
| BL50         | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0   | 0          |
| BL51         | 0     | 0     | 0     | 0     | 1     | 1     | 1     | 1     | 0   | 4          |
| BL52         | 1     | 1     | 1     | 1     | 1     | 1     | 0     | 0     | 0   | 6          |
| BL53         | 1     | 1     | 1     | 1     | 0     | 0     | 0     | 0     | 0   | 4          |
| BL54         | 0     | 0     | 0     | 0     | 0     | 0     | 1     | 1     | 0   | 2          |
| BL55         | 0     | 0     | 0     | 0     | 1     | 1     | 1     | 1     | 0   | 4          |
| BL56         | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0   | 0          |
| BL57         | 0     | 0     | 0     | 0     | 1     | 1     | 1     | 1     | 0   | 4          |
| BL58         | 1     | 1     | 1     | 1     | 1     | 1     | 1     | 1     | 0   | 8          |
| BL59         | 1     | 1     | 1     | 1     | 0     | 0     | 0     | 0     | 0   | 4          |
| BL60         | 0     | 0     | 0     | 0     | 0     | 0     | 1     | 1     | 0   | 2          |
| BL61         | 0     | 0     | 0     | 0     | 1     | 1     | 1     | 1     | 0   | 4          |
| BL62         | 1     | 1     | 1     | 1     | 1     | 1     | 0     | 0     | 0   | 6          |
| BL63         | 1     | 1     | 1     | 1     | 0     | 0     | 0     | 0     | 0   | 4          |
| No. of 1's   | 32    | 32    | 32    | 32    | 32    | 32    | 32    | 32    |     |            |

## NOTE :

1) Same data pattern was applied to DQ[4], DQ[5], DQ[6], DQ[7] for reducing complexity for IDD4W/R pattern programming.

[Table 52] Data Pattern for IDD4W (DBI on) for BL=32

| DBI ON Case |       |       |       |       |       |       |       |       |     | No. of 1's |
|-------------|-------|-------|-------|-------|-------|-------|-------|-------|-----|------------|
|             | DQ[7] | DQ[6] | DQ[5] | DQ[4] | DQ[3] | DQ[2] | DQ[1] | DQ[0] | DBI |            |
| BL0         | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 1   | 1          |
| BL1         | 1     | 1     | 1     | 1     | 0     | 0     | 0     | 0     | 0   | 4          |
| BL2         | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0   | 0          |
| BL3         | 0     | 0     | 0     | 0     | 1     | 1     | 1     | 1     | 0   | 4          |
| BL4         | 0     | 0     | 0     | 0     | 0     | 0     | 1     | 1     | 0   | 2          |
| BL5         | 0     | 0     | 0     | 0     | 1     | 1     | 1     | 1     | 0   | 4          |
| BL6         | 0     | 0     | 0     | 0     | 0     | 0     | 1     | 1     | 1   | 3          |
| BL7         | 1     | 1     | 1     | 1     | 0     | 0     | 0     | 0     | 0   | 4          |
| BL8         | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 1   | 1          |
| BL9         | 1     | 1     | 1     | 1     | 0     | 0     | 0     | 0     | 0   | 4          |
| BL10        | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0   | 0          |
| BL11        | 0     | 0     | 0     | 0     | 1     | 1     | 1     | 1     | 0   | 4          |
| BL12        | 0     | 0     | 0     | 0     | 0     | 0     | 1     | 1     | 0   | 2          |
| BL13        | 0     | 0     | 0     | 0     | 1     | 1     | 1     | 1     | 0   | 4          |
| BL14        | 0     | 0     | 0     | 0     | 0     | 0     | 1     | 1     | 1   | 3          |
| BL15        | 1     | 1     | 1     | 1     | 0     | 0     | 0     | 0     | 0   | 4          |
| BL16        | 0     | 0     | 0     | 0     | 0     | 0     | 1     | 1     | 1   | 3          |
| BL17        | 1     | 1     | 1     | 1     | 0     | 0     | 0     | 0     | 0   | 4          |
| BL18        | 0     | 0     | 0     | 0     | 0     | 0     | 1     | 1     | 0   | 2          |
| BL19        | 0     | 0     | 0     | 0     | 1     | 1     | 1     | 1     | 0   | 4          |
| BL20        | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0   | 0          |
| BL21        | 0     | 0     | 0     | 0     | 1     | 1     | 1     | 1     | 0   | 4          |
| BL22        | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 1   | 1          |
| BL23        | 1     | 1     | 1     | 1     | 0     | 0     | 0     | 0     | 0   | 4          |
| BL24        | 0     | 0     | 0     | 0     | 0     | 0     | 1     | 1     | 0   | 2          |
| BL25        | 0     | 0     | 0     | 0     | 1     | 1     | 1     | 1     | 0   | 4          |
| BL26        | 0     | 0     | 0     | 0     | 0     | 0     | 1     | 1     | 1   | 3          |
| BL27        | 1     | 1     | 1     | 1     | 0     | 0     | 0     | 0     | 0   | 4          |
| BL28        | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 1   | 1          |
| BL29        | 1     | 1     | 1     | 1     | 0     | 0     | 0     | 0     | 0   | 4          |
| BL30        | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0   | 0          |
| BL31        | 0     | 0     | 0     | 0     | 1     | 1     | 1     | 1     | 0   | 4          |
| BL32        | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 1   | 1          |
| BL33        | 1     | 1     | 1     | 1     | 0     | 0     | 0     | 0     | 0   | 4          |
| BL34        | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0   | 0          |
| BL35        | 0     | 0     | 0     | 0     | 1     | 1     | 1     | 1     | 0   | 4          |
| BL36        | 0     | 0     | 0     | 0     | 0     | 0     | 1     | 1     | 0   | 2          |

[Table 52] Data Pattern for IDD4W (DBI on) for BL=32

| DBI ON Case |       |       |       |       |       |       |       |       |     | No. of 1's |
|-------------|-------|-------|-------|-------|-------|-------|-------|-------|-----|------------|
|             | DQ[7] | DQ[6] | DQ[5] | DQ[4] | DQ[3] | DQ[2] | DQ[1] | DQ[0] | DBI |            |
| BL37        | 0     | 0     | 0     | 0     | 1     | 1     | 1     | 1     | 0   | 4          |
| BL38        | 0     | 0     | 0     | 0     | 0     | 0     | 1     | 1     | 1   | 3          |
| BL39        | 1     | 1     | 1     | 1     | 0     | 0     | 0     | 0     | 0   | 4          |
| BL40        | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 1   | 1          |
| BL41        | 1     | 1     | 1     | 1     | 0     | 0     | 0     | 0     | 0   | 4          |
| BL42        | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0   | 0          |
| BL43        | 0     | 0     | 0     | 0     | 1     | 1     | 1     | 1     | 0   | 4          |
| BL44        | 0     | 0     | 0     | 0     | 0     | 0     | 1     | 1     | 0   | 2          |
| BL45        | 0     | 0     | 0     | 0     | 1     | 1     | 1     | 1     | 0   | 4          |
| BL46        | 0     | 0     | 0     | 0     | 0     | 0     | 1     | 1     | 1   | 3          |
| BL47        | 1     | 1     | 1     | 1     | 0     | 0     | 0     | 0     | 0   | 4          |
|             |       |       |       |       |       |       |       |       |     |            |
| BL48        | 0     | 0     | 0     | 0     | 0     | 0     | 1     | 1     | 1   | 3          |
| BL49        | 1     | 1     | 1     | 1     | 0     | 0     | 0     | 0     | 0   | 4          |
| BL50        | 0     | 0     | 0     | 0     | 0     | 0     | 1     | 1     | 0   | 2          |
| BL51        | 0     | 0     | 0     | 0     | 1     | 1     | 1     | 1     | 0   | 4          |
| BL52        | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0   | 0          |
| BL53        | 0     | 0     | 0     | 0     | 1     | 1     | 1     | 1     | 0   | 4          |
| BL54        | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 1   | 1          |
| BL55        | 1     | 1     | 1     | 1     | 0     | 0     | 0     | 0     | 0   | 4          |
| BL56        | 0     | 0     | 0     | 0     | 0     | 0     | 1     | 1     | 0   | 2          |
| BL57        | 0     | 0     | 0     | 0     | 1     | 1     | 1     | 1     | 0   | 4          |
| BL58        | 0     | 0     | 0     | 0     | 0     | 0     | 1     | 1     | 1   | 3          |
| BL59        | 1     | 1     | 1     | 1     | 0     | 0     | 0     | 0     | 0   | 4          |
| BL60        | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 1   | 1          |
| BL61        | 1     | 1     | 1     | 1     | 0     | 0     | 0     | 0     | 0   | 4          |
| BL62        | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0   | 0          |
| BL63        | 0     | 0     | 0     | 0     | 1     | 1     | 1     | 1     | 0   | 4          |
| No. of 1's  | 16    | 16    | 16    | 16    | 16    | 16    | 32    | 32    | 16  |            |

 DBI enabled burst



[Table 53] Data Pattern for IDD4R (DBI on) for BL=32

| DBI ON Case |       |       |       |       |       |       |       |       |     | No. of 1's |
|-------------|-------|-------|-------|-------|-------|-------|-------|-------|-----|------------|
|             | DQ[7] | DQ[6] | DQ[5] | DQ[4] | DQ[3] | DQ[2] | DQ[1] | DQ[0] | DBI |            |
| BL0         | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 1   | 1          |
| BL1         | 1     | 1     | 1     | 1     | 0     | 0     | 0     | 0     | 0   | 4          |
| BL2         | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0   | 0          |
| BL3         | 0     | 0     | 0     | 0     | 1     | 1     | 1     | 1     | 0   | 4          |
| BL4         | 0     | 0     | 0     | 0     | 0     | 0     | 1     | 1     | 0   | 2          |
| BL5         | 0     | 0     | 0     | 0     | 1     | 1     | 1     | 1     | 0   | 4          |
| BL6         | 0     | 0     | 0     | 0     | 0     | 0     | 1     | 1     | 1   | 3          |
| BL7         | 1     | 1     | 1     | 1     | 0     | 0     | 0     | 0     | 0   | 4          |
| BL8         | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 1   | 1          |
| BL9         | 1     | 1     | 1     | 1     | 0     | 0     | 0     | 0     | 0   | 4          |
| BL10        | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0   | 0          |
| BL11        | 0     | 0     | 0     | 0     | 1     | 1     | 1     | 1     | 0   | 4          |
| BL12        | 0     | 0     | 0     | 0     | 0     | 0     | 1     | 1     | 0   | 2          |
| BL13        | 0     | 0     | 0     | 0     | 1     | 1     | 1     | 1     | 0   | 4          |
| BL14        | 0     | 0     | 0     | 0     | 0     | 0     | 1     | 1     | 1   | 3          |
| BL15        | 1     | 1     | 1     | 1     | 0     | 0     | 0     | 0     | 0   | 4          |
| BL16        | 0     | 0     | 0     | 0     | 0     | 0     | 1     | 1     | 1   | 3          |
| BL17        | 1     | 1     | 1     | 1     | 0     | 0     | 0     | 0     | 0   | 4          |
| BL18        | 0     | 0     | 0     | 0     | 0     | 0     | 1     | 1     | 0   | 2          |
| BL19        | 0     | 0     | 0     | 0     | 1     | 1     | 1     | 1     | 0   | 4          |
| BL20        | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0   | 0          |
| BL21        | 0     | 0     | 0     | 0     | 1     | 1     | 1     | 1     | 0   | 4          |
| BL22        | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 1   | 1          |
| BL23        | 1     | 1     | 1     | 1     | 0     | 0     | 0     | 0     | 0   | 4          |
| BL24        | 0     | 0     | 0     | 0     | 0     | 0     | 1     | 1     | 0   | 2          |
| BL25        | 0     | 0     | 0     | 0     | 1     | 1     | 1     | 1     | 0   | 4          |
| BL26        | 0     | 0     | 0     | 0     | 0     | 0     | 1     | 1     | 1   | 3          |
| BL27        | 1     | 1     | 1     | 1     | 0     | 0     | 0     | 0     | 0   | 4          |
| BL28        | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 1   | 1          |
| BL29        | 1     | 1     | 1     | 1     | 0     | 0     | 0     | 0     | 0   | 4          |
| BL30        | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0   | 0          |
| BL31        | 0     | 0     | 0     | 0     | 1     | 1     | 1     | 1     | 0   | 4          |
| BL32        | 0     | 0     | 0     | 0     | 0     | 0     | 1     | 1     | 0   | 2          |
| BL33        | 0     | 0     | 0     | 0     | 1     | 1     | 1     | 1     | 0   | 4          |
| BL34        | 0     | 0     | 0     | 0     | 0     | 0     | 1     | 1     | 1   | 3          |
| BL35        | 1     | 1     | 1     | 1     | 0     | 0     | 0     | 0     | 0   | 4          |
| BL36        | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 1   | 1          |
| BL37        | 1     | 1     | 1     | 1     | 0     | 0     | 0     | 0     | 0   | 4          |
| BL38        | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0   | 0          |
| BL39        | 0     | 0     | 0     | 0     | 1     | 1     | 1     | 1     | 0   | 4          |
| BL40        | 0     | 0     | 0     | 0     | 0     | 0     | 1     | 1     | 0   | 2          |
| BL41        | 0     | 0     | 0     | 0     | 1     | 1     | 1     | 1     | 0   | 4          |

IF THERE IS ANY OTHER OPERATION TO IMPLEMENT IN ADDITION TO SPECIFICATION  
IN THE DATASHEET OR JEDEC STANDARD, PLEASE CONTACT EACH BRANCH OFFICE OR  
HEADQUARTERS OF SAMSUNG ELECTRONICS.

Rev. 1.0

CONFIDENTIAL

[Table 53] Data Pattern for IDD4R (DBI on) for BL=32

| DBI ON Case |       |       |       |       |       |       |       |       |     | No. of 1's |
|-------------|-------|-------|-------|-------|-------|-------|-------|-------|-----|------------|
|             | DQ[7] | DQ[6] | DQ[5] | DQ[4] | DQ[3] | DQ[2] | DQ[1] | DQ[0] | DBI |            |
| BL42        | 0     | 0     | 0     | 0     | 0     | 0     | 1     | 1     | 1   | 3          |
| BL43        | 1     | 1     | 1     | 1     | 0     | 0     | 0     | 0     | 0   | 4          |
| BL44        | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 1   | 1          |
| BL45        | 1     | 1     | 1     | 1     | 0     | 0     | 0     | 0     | 0   | 4          |
| BL46        | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0   | 0          |
| BL47        | 0     | 0     | 0     | 0     | 1     | 1     | 1     | 1     | 0   | 4          |
|             |       |       |       |       |       |       |       |       |     |            |
| BL48        | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 1   | 1          |
| BL49        | 1     | 1     | 1     | 1     | 0     | 0     | 0     | 0     | 0   | 4          |
| BL50        | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0   | 0          |
| BL51        | 0     | 0     | 0     | 0     | 1     | 1     | 1     | 1     | 0   | 4          |
| BL52        | 0     | 0     | 0     | 0     | 0     | 0     | 1     | 1     | 1   | 3          |
| BL53        | 1     | 1     | 1     | 1     | 0     | 0     | 0     | 0     | 0   | 4          |
| BL54        | 0     | 0     | 0     | 0     | 0     | 0     | 1     | 1     | 0   | 2          |
| BL55        | 0     | 0     | 0     | 0     | 1     | 1     | 1     | 1     | 0   | 4          |
| BL56        | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0   | 0          |
| BL57        | 0     | 0     | 0     | 0     | 1     | 1     | 1     | 1     | 0   | 4          |
| BL58        | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 1   | 1          |
| BL59        | 1     | 1     | 1     | 1     | 0     | 0     | 0     | 0     | 0   | 4          |
| BL60        | 0     | 0     | 0     | 0     | 0     | 0     | 1     | 1     | 0   | 2          |
| BL61        | 0     | 0     | 0     | 0     | 1     | 1     | 1     | 1     | 0   | 4          |
| BL62        | 0     | 0     | 0     | 0     | 0     | 0     | 1     | 1     | 1   | 3          |
| BL63        | 1     | 1     | 1     | 1     | 0     | 0     | 0     | 0     | 0   | 4          |
| No. of 1's  | 16    | 16    | 16    | 16    | 16    | 16    | 32    | 32    | 16  |            |

## 11.2 IDD Specifications

IDD values are for the entire operating voltage range, and all of them are for the entire standard range, with the exception of IDD6ET which is for the entire elevated temperature range.

[Table 54] LPDDR4X IDD Specification Parameters and Operating Conditions

| Parameter/Condition                                                                                                                                                                                                                     | Symbol              | Power Supply | Notes     |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------|--------------|-----------|
| <b>Operating one bank active-precharge current:</b><br>$t_{CK} = t_{CKmin}$ ; $t_{RC} = t_{RCmin}$ ;<br>CKE is HIGH;<br>CS is LOW between valid commands;<br>CA bus inputs are switching;<br>Data bus inputs are stable<br>ODT disabled | IDD0 <sub>1</sub>   | VDD1         | 1,10,11   |
|                                                                                                                                                                                                                                         | IDD0 <sub>2</sub>   | VDD2         | 1,10,11   |
|                                                                                                                                                                                                                                         | IDD0 <sub>Q</sub>   | VDDQ         | 1,3,10,11 |
| <b>Idle power-down standby current:</b><br>$t_{CK} = t_{CKmin}$ ;<br>CKE is LOW;<br>CS is LOW;<br>All banks are idle;<br>CA bus inputs are switching;<br>Data bus inputs are stable<br>ODT disabled                                     | IDD2P <sub>1</sub>  | VDD1         | 1,10,11   |
|                                                                                                                                                                                                                                         | IDD2P <sub>2</sub>  | VDD2         | 1,10,11   |
|                                                                                                                                                                                                                                         | IDD2P <sub>Q</sub>  | VDDQ         | 1,3,10,11 |
| <b>Idle power-down standby current with clock stop:</b><br>$CK_t = LOW$ , $CK_c = HIGH$ ;<br>CKE is LOW;<br>CS is LOW;<br>All banks are idle;<br>CA bus inputs are stable;<br>Data bus inputs are stable<br>ODT disabled                | IDD2PS <sub>1</sub> | VDD1         | 1,10,11   |
|                                                                                                                                                                                                                                         | IDD2PS <sub>2</sub> | VDD2         | 1,10,11   |
|                                                                                                                                                                                                                                         | IDD2PS <sub>Q</sub> | VDDQ         | 1,3,10,11 |
| <b>Idle non power-down standby current:</b><br>$t_{CK} = t_{CKmin}$ ;<br>CKE is HIGH;<br>CS is LOW;<br>All banks are idle;<br>CA bus inputs are switching;<br>Data bus inputs are stable<br>ODT disabled                                | IDD2N <sub>1</sub>  | VDD1         | 1,10,11   |
|                                                                                                                                                                                                                                         | IDD2N <sub>2</sub>  | VDD2         | 1,10,11   |
|                                                                                                                                                                                                                                         | IDD2N <sub>Q</sub>  | VDDQ         | 1,3,10,11 |
| <b>Idle non power-down standby current with clock stopped:</b><br>$CK_t = LOW$ ; $CK_c = HIGH$ ;<br>CKE is HIGH;<br>CS is LOW;<br>All banks are idle;<br>CA bus inputs are stable;<br>Data bus inputs are stable<br>ODT disabled        | IDD2NS <sub>1</sub> | VDD1         | 1,10,11   |
|                                                                                                                                                                                                                                         | IDD2NS <sub>2</sub> | VDD2         | 1,10,11   |
|                                                                                                                                                                                                                                         | IDD2NS <sub>Q</sub> | VDDQ         | 1,3,10,11 |
| <b>Active power-down standby current:</b><br>$t_{CK} = t_{CKmin}$ ;<br>CKE is LOW;<br>CS is LOW;<br>One bank is active;<br>CA bus inputs are switching;<br>Data bus inputs are stable<br>ODT disabled                                   | IDD3P <sub>1</sub>  | VDD1         | 1,10,11   |
|                                                                                                                                                                                                                                         | IDD3P <sub>2</sub>  | VDD2         | 1,10,11   |
|                                                                                                                                                                                                                                         | IDD3P <sub>Q</sub>  | VDDQ         | 1,3,10,11 |
| <b>Active power-down standby current with clock stop:</b><br>$CK_t = LOW$ , $CK_c = HIGH$ ;<br>CKE is LOW;<br>CS is LOW;<br>One bank is active;<br>CA bus inputs are stable;<br>Data bus inputs are stable<br>ODT disabled              | IDD3PS <sub>1</sub> | VDD1         | 1,10,11   |
|                                                                                                                                                                                                                                         | IDD3PS <sub>2</sub> | VDD2         | 1,10,11   |
|                                                                                                                                                                                                                                         | IDD3PS <sub>Q</sub> | VDDQ         | 1,4,10,11 |

[Table 54] LPDDR4X IDD Specification Parameters and Operating Conditions

| Parameter/Condition                                                                                                                                                                                                                               | Symbol              | Power Supply | Notes         |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------|--------------|---------------|
| <b>Active non-power-down standby current:</b><br>$t_{CK} = t_{CKmin}$ ;<br>CKE is HIGH;<br>CS is LOW;<br>One bank is active;<br>CA bus inputs are switching;<br>Data bus inputs are stable<br>ODT disabled                                        | IDD3N <sub>1</sub>  | VDD1         | 1,10,11       |
|                                                                                                                                                                                                                                                   | IDD3N <sub>2</sub>  | VDD2         | 1,10,11       |
|                                                                                                                                                                                                                                                   | IDD3N <sub>Q</sub>  | VDDQ         | 1,4,10,11     |
| <b>Active non-power-down standby current with clock stopped:</b><br>CK <sub>t</sub> =LOW, CK <sub>c</sub> =HIGH;<br>CKE is HIGH;<br>CS is LOW;<br>One bank is active;<br>CA bus inputs are stable;<br>Data bus inputs are stable<br>ODT disabled  | IDD3NS <sub>1</sub> | VDD1         | 1,10,11       |
|                                                                                                                                                                                                                                                   | IDD3NS <sub>2</sub> | VDD2         | 1,10,11       |
|                                                                                                                                                                                                                                                   | IDD3NS <sub>Q</sub> | VDDQ         | 1,4,10,11     |
| <b>Operating burst READ current:</b><br>$t_{CK} = t_{CKmin}$ ;<br>CS is LOW between valid commands;<br>One bank is active;<br>BL = 16 or 32; RL = RL(MIN);<br>CA bus inputs are switching;<br>50% data change each burst transfer<br>ODT disabled | IDD4R <sub>1</sub>  | VDD1         | 1,10,11       |
|                                                                                                                                                                                                                                                   | IDD4R <sub>2</sub>  | VDD2         | 1,10,11       |
|                                                                                                                                                                                                                                                   | IDD4R <sub>Q</sub>  | VDDQ         | 1,5,10,11     |
| <b>Operating burst WRITE current:</b><br>$t_{CK} = t_{CKmin}$ ;<br>CS is LOW between valid commands;<br>One bank is active;<br>BL = 16 or 32; WL = WLmin;<br>CA bus inputs are switching;<br>50% data change each burst transfer<br>ODT disabled  | IDD4W <sub>1</sub>  | VDD1         | 1,10,11       |
|                                                                                                                                                                                                                                                   | IDD4W <sub>2</sub>  | VDD2         | 1,10,11       |
|                                                                                                                                                                                                                                                   | IDD4W <sub>Q</sub>  | VDDQ         | 1,4,10,11     |
| <b>All-bank REFRESH Burst current:</b><br>$t_{CK} = t_{CKmin}$ ;<br>CKE is HIGH between valid commands;<br>$t_{RC} = t_{RFCabmin}$ ;<br>Burst refresh;<br>CA bus inputs are switching;<br>Data bus inputs are stable;<br>ODT disabled             | IDD5 <sub>1</sub>   | VDD1         | 1,10,11       |
|                                                                                                                                                                                                                                                   | IDD5 <sub>2</sub>   | VDD2         | 1,10,11       |
|                                                                                                                                                                                                                                                   | IDD5 <sub>Q</sub>   | VDDQ         | 1,4,10,11     |
| <b>All-bank REFRESH Average current:</b><br>$t_{CK} = t_{CKmin}$ ;<br>CKE is HIGH between valid commands;<br>$t_{RC} = t_{REFI}$ ;<br>CA bus inputs are switching;<br>Data bus inputs are stable;<br>ODT disabled                                 | IDD5AB <sub>1</sub> | VDD1         | 1,10,11       |
|                                                                                                                                                                                                                                                   | IDD5AB <sub>2</sub> | VDD2         | 1,10,11       |
|                                                                                                                                                                                                                                                   | IDD5AB <sub>Q</sub> | VDDQ         | 1,4,10,11     |
| <b>Per-bank REFRESH Average current:</b><br>$t_{CK} = t_{CKmin}$ ;<br>CKE is HIGH between valid commands;<br>$t_{RC} = t_{REFI}/8$ ;<br>CA bus inputs are switching;<br>Data bus inputs are stable;<br>ODT disabled                               | IDD5PB <sub>1</sub> | VDD1         | 1,10,11       |
|                                                                                                                                                                                                                                                   | IDD5PB <sub>2</sub> | VDD2         | 1,10,11       |
|                                                                                                                                                                                                                                                   | IDD5PB <sub>Q</sub> | VDDQ         | 1,4,10,11     |
| <b>Power Down Self refresh current (-25°C to +85°C):</b><br>CK <sub>t</sub> =LOW, CK <sub>c</sub> =HIGH;<br>CKE is LOW;<br>CA bus inputs are stable;<br>Data bus inputs are stable;<br>Maximum 1x Self-Refresh Rate;<br>ODT disabled              | IDD6 <sub>1</sub>   | VDD1         | 6,7,9,10,11   |
|                                                                                                                                                                                                                                                   | IDD6 <sub>2</sub>   | VDD2         | 6,7,9,10,11   |
|                                                                                                                                                                                                                                                   | IDD6 <sub>Q</sub>   | VDDQ         | 4,6,7,9,10,11 |

**NOTE :**

- 1) Published IDD values are the maximum of the distribution of the arithmetic mean.
- 2) ODT disabled: MR11[2:0] = 000<sub>B</sub>.
- 3) IDD current specifications are tested after the device is properly initialized.
- 4) Measured currents are the summation of VDDQ and VDD2.
- 5) Guaranteed by design with output load = 5pF and RON = 40 ohm.
- 6) The 1x Self-Refresh Rate is the rate at which the LPDDR4X device is refreshed internally during Self-Refresh, before going into the elevated Temperature range.
- 7) This is the general definition that applies to full array Self Refresh.
- 8) For all IDD measurements, VIHCKE = 0.8 x VDD2, VILCKE = 0.2 x VDD2.
- 9) IDD6 25°C is guaranteed, IDD6 85°C is typical of the distribution of the arithmetic mean.
- 10) These specification values are the summation of all the channel current and both channels are under the same condition at the same time.
- 11) Dual Channel devices are specified in dual channel operation (both channels operating together).

SAMSUNG  
gary.pang@avp-electronics.com

## 11.3 IDD Spec Table

[Table 55] IDD Specification

| Symbol |                     | Power Supply | 32Gb DDP<br>(x32/2Ch, 4-Chip) | Units |
|--------|---------------------|--------------|-------------------------------|-------|
|        |                     |              | 4266Mbps                      |       |
| IDD0   | IDD0 <sub>1</sub>   | VDD1         | 14.0                          | mA    |
|        | IDD0 <sub>2</sub>   | VDD2         | 104.0                         | mA    |
|        | IDD0 <sub>Q</sub>   | VDDQ         | 1.0                           | mA    |
| IDD2P  | IDD2P <sub>1</sub>  | VDD1         | 4.0                           | mA    |
|        | IDD2P <sub>2</sub>  | VDD2         | 12.5                          | mA    |
|        | IDD2P <sub>Q</sub>  | VDDQ         | 1.0                           | mA    |
| IDD2PS | IDD2PS <sub>1</sub> | VDD1         | 4.0                           | mA    |
|        | IDD2PS <sub>2</sub> | VDD2         | 12.5                          | mA    |
|        | IDD2PS <sub>Q</sub> | VDDQ         | 1.0                           | mA    |
| IDD2N  | IDD2N <sub>1</sub>  | VDD1         | 6.0                           | mA    |
|        | IDD2N <sub>2</sub>  | VDD2         | 53.0                          | mA    |
|        | IDD2N <sub>Q</sub>  | VDDQ         | 1.0                           | mA    |
| IDD2NS | IDD2NS <sub>1</sub> | VDD1         | 6.0                           | mA    |
|        | IDD2NS <sub>2</sub> | VDD2         | 41.0                          | mA    |
|        | IDD2NS <sub>Q</sub> | VDDQ         | 1.0                           | mA    |
| IDD3P  | IDD3P <sub>1</sub>  | VDD1         | 5.6                           | mA    |
|        | IDD3P <sub>2</sub>  | VDD2         | 27.0                          | mA    |
|        | IDD3P <sub>Q</sub>  | VDDQ         | 1.0                           | mA    |
| IDD3PS | IDD3PS <sub>1</sub> | VDD1         | 5.6                           | mA    |
|        | IDD3PS <sub>2</sub> | VDD2         | 27.0                          | mA    |
|        | IDD3PS <sub>Q</sub> | VDDQ         | 1.0                           | mA    |
| IDD3N  | IDD3N <sub>1</sub>  | VDD1         | 6.0                           | mA    |
|        | IDD3N <sub>2</sub>  | VDD2         | 68.0                          | mA    |
|        | IDD3N <sub>Q</sub>  | VDDQ         | 1.0                           | mA    |
| IDD3NS | IDD3NS <sub>1</sub> | VDD1         | 6.0                           | mA    |
|        | IDD3NS <sub>2</sub> | VDD2         | 60.0                          | mA    |
|        | IDD3NS <sub>Q</sub> | VDDQ         | 1.0                           | mA    |
| IDD4R  | IDD4R <sub>1</sub>  | VDD1         | 54.8                          | mA    |
|        | IDD4R <sub>2</sub>  | VDD2         | 558.0                         | mA    |
|        | IDD4R <sub>Q</sub>  | VDDQ         | 185.0                         | mA    |
| IDD4W  | IDD4W <sub>1</sub>  | VDD1         | 44.9                          | mA    |
|        | IDD4W <sub>2</sub>  | VDD2         | 552.0                         | mA    |
|        | IDD4W <sub>Q</sub>  | VDDQ         | 1.0                           | mA    |
| IDD5   | IDD5 <sub>1</sub>   | VDD1         | 150.0                         | mA    |
|        | IDD5 <sub>2</sub>   | VDD2         | 600.0                         | mA    |
|        | IDD5 <sub>Q</sub>   | VDDQ         | 1.0                           | mA    |
| IDD5AB | IDD5AB <sub>1</sub> | VDD1         | 14.0                          | mA    |
|        | IDD5AB <sub>2</sub> | VDD2         | 80.0                          | mA    |
|        | IDD5AB <sub>Q</sub> | VDDQ         | 1.0                           | mA    |

[Table 55] IDD Specification

| Symbol |                     |      | Power Supply | 32Gb DDP<br>(x32/2Ch, 4-Chip) | Units |
|--------|---------------------|------|--------------|-------------------------------|-------|
|        |                     |      |              | 4266Mbps                      |       |
| IDD5PB | IDD5PB <sub>1</sub> |      | VDD1         | 14.0                          | mA    |
|        | IDD5PB <sub>2</sub> |      | VDD2         | 82.0                          | mA    |
|        | IDD5PB <sub>Q</sub> |      | VDDQ         | 1.0                           | mA    |
| IDD6   | IDD6 <sub>1</sub>   | 25°C | VDD1         | 2.0                           | mA    |
|        |                     | 85°C |              | 10.0                          |       |
|        | IDD6 <sub>2</sub>   | 25°C | VDD2         | 5.4                           | mA    |
|        |                     | 85°C |              | 44.0                          |       |
|        | IDD6 <sub>Q</sub>   | 25°C | VDDQ         | 0.8                           | mA    |
|        |                     | 85°C |              | 0.8                           |       |

SAMSUNG

[gary.pang@avp-electronics.com](mailto:gary.pang@avp-electronics.com)

12.0 AC AND DC OUTPUT MEASUREMENT LEVELS

12.1 Single Ended AC and DC Output Levels

Table 56 shows the output levels used for measurements of single ended signals.

[Table 56] Single-ended AC and DC Output Levels

| Symbol                  | Parameter                            | Value                     |                       |                        | Unit | Notes |
|-------------------------|--------------------------------------|---------------------------|-----------------------|------------------------|------|-------|
|                         |                                      | Under LPDDR4X-TBD Un-term | TBD to 3200 VSSQ term | 3200 to 4266 VSSQ term |      |       |
| V <sub>OH</sub><br>(DC) | AC, DC output high measurement level | VDDQ                      | VDDQ/2                | VDDQ/2                 | V    | 1     |
| V <sub>OL</sub><br>(DC) | AC, DC output low measurement level  | VSSQ                      | VSSQ                  | VSSQ                   | V    |       |

NOTE :  
1) 60ohm ODT value is assumed.

SAMSUNG

[gary.pang@avp-electronics.com](mailto:gary.pang@avp-electronics.com)



## 12.2 Pull Up/Pull Down Driver Characteristics and Calibration

[Table 57] Pull-down Driver Characteristics, with ZQ Calibration

| R <sub>ONPD,NOM</sub> | Resistor             | Min | Nom | Max | Unit              |
|-----------------------|----------------------|-----|-----|-----|-------------------|
| 40 Ohm                | R <sub>ON40PD</sub>  | 0.9 | 1.0 | 1.1 | R <sub>ZQ/6</sub> |
| 48 Ohm                | R <sub>ON48PD</sub>  | 0.9 | 1.0 | 1.1 | R <sub>ZQ/5</sub> |
| 60 Ohm                | R <sub>ON60PD</sub>  | 0.9 | 1.0 | 1.1 | R <sub>ZQ/4</sub> |
| 80 Ohm                | R <sub>ON80PD</sub>  | 0.9 | 1.0 | 1.1 | R <sub>ZQ/3</sub> |
| 120 Ohm               | R <sub>ON120PD</sub> | 0.9 | 1.0 | 1.1 | R <sub>ZQ/2</sub> |
| 240 Ohm               | R <sub>ON240PD</sub> | 0.9 | 1.0 | 1.1 | R <sub>ZQ/1</sub> |

**NOTE :**

1) All value are after ZQ Calibration. Without ZQ Calibration R<sub>ONPD</sub> values are  $\pm 30\%$ .

[Table 58] Terminated Pull-up Characteristics, with ZQ Calibration

| VOH <sub>PU, nom</sub> | VOH,nom (mV) | Min  | Nor | Max  | Unit    |
|------------------------|--------------|------|-----|------|---------|
| VDDQ $\times 0.5$      | 300          | 0.90 | 1.0 | 1.10 | VOH,nom |
| VDDQ $\times 0.6$      | 360          | 0.90 | 1.0 | 1.10 | VOH,nom |

**NOTE :**

1) All values are after ZQ Calibration. Without ZQ Calibration VOH(nom) values are  $\pm 30\%$

2) VOH,nom (mV) values are based on a nominal VDDQ = 0.6V.

[Table 59] Terminated Valid Calibration Points

| VOH <sub>PU, nom</sub> | ODT Value |       |       |       |       |       |
|------------------------|-----------|-------|-------|-------|-------|-------|
|                        | 240       | 120   | 80    | 60    | 48    | 40    |
| VDDQ $\times 0.5$      | VALID     | VALID | VALID | VALID | VALID | VALID |
| VDDQ $\times 0.6$      | DNU       | VALID | DNU   | VALID | DNU   | DNU   |

**NOTE :**

1) Once the output is calibrated for a given VOH(nom) calibration point, the ODT value may be changed without recalibration.

2) If the VOH(nom) calibration point is changed, then re-calibration is required.

3) DNU = Do Not Use.

[Table 60] Pull-down Characteristics without ZQ Calibration

| R <sub>ONPD,NOM</sub> | Resistor            | V <sub>out</sub>    | Min  | Nom  | Max  | Unit              | Notes |
|-----------------------|---------------------|---------------------|------|------|------|-------------------|-------|
| 40.0 $\Omega$         | R <sub>ON40PD</sub> | $0.5 \times V_{OH}$ | 0.70 | 1.00 | 1.30 | R <sub>ZQ/6</sub> | 1     |
| 48.0 $\Omega$         | R <sub>ON48PD</sub> | $0.5 \times V_{OH}$ | 0.70 | 1.00 | 1.30 | R <sub>ZQ/5</sub> | 1     |

**NOTE:**

1) Across entire operating temperature range, without calibration.

## 13.0 ELECTRICAL CHARACTERISTICS AND AC TIMING

### 13.1 Clock Specification

The jitter specified is a random jitter meeting a Gaussian distribution. Input clocks violating the min/max values may result in malfunction of the LPDDR4X device.

#### 13.1.1 Definition for tCK(avg) and nCK

tCK(avg) is calculated as the average clock period across any consecutive 200 cycle window, where each clock period is calculated from rising edge to rising edge.

$$tCK(avg) = \left( \sum_{j=1}^N tCK_j \right) / N$$

where  $N = 200$

Unit 'tCK(avg)' represents the actual clock average tCK(avg) of the input clock under operation. Unit 'nCK' represents one clock cycle of the input clock, counting the actual clock edges.

tCK(avg) may change by up to +/-1% within a 100 clock cycle window, provided that all jitter and timing specs are met.

#### 13.1.2 Definition for tCK(abs)

tCK(abs) is defined as the absolute clock period, as measured from one rising edge to the next consecutive rising edge.

tCK(abs) is not subject to production test.

#### 13.1.3 Definition for tCH(avg) and tCL(avg)

tCH(avg) is defined as the average high pulse width, as calculated across any consecutive 200 high pulses.

$$tCH(avg) = \left( \sum_{j=1}^N tCH_j \right) / (N \times tCK(avg))$$

where  $N = 200$

tCL(avg) is defined as the average low pulse width, as calculated across any consecutive 200 low pulses.

$$tCL(avg) = \left( \sum_{j=1}^N tCL_j \right) / (N \times tCK(avg))$$

where  $N = 200$

#### 13.1.4 Definition for tCH(abs) and tCL(abs)

tCH(abs) is the absolute instantaneous clock high pulse width, as measured from one rising edge to the following falling edge.

tCL(abs) is the absolute instantaneous clock low pulse width, as measured from one falling edge to the following rising edge.

Both tCH(abs) and tCL(abs) are not subject to production test.

#### 13.1.5 Definition for tJIT(per)

tJIT(per) is the single period jitter defined as the largest deviation of any signal tCK from tCK(avg).

tJIT(per) = Min/max of {tCK<sub>i</sub> - tCK(avg) where i = 1 to 200}.

tJIT(per)<sub>act</sub> is the actual clock jitter for a given system.

tJIT(per)<sub>allowed</sub> is the specified allowed clock period jitter.

tJIT(per) is not subject to production test.

**IF THERE IS ANY OTHER OPERATION TO IMPLEMENT IN ADDITION TO SPECIFICATION IN THE DATASHEET OR JEDEC STANDARD, PLEASE CONTACT EACH BRANCH OFFICE OR HEADQUARTERS OF SAMSUNG ELECTRONICS.**

Rev. 1.0

CONFIDENTIAL

### 13.1.6 Definition for tJIT(cc)

tJIT(cc) is defined as the absolute difference in clock period between two consecutive clock cycles.

$t_{JIT(cc)} = \text{Max of } \{t_{CK(i+1)} - t_{CK(i)}\}$ .

tJIT(cc) defines the cycle to cycle jitter.

tJIT(cc) is not subject to production test.

### 13.1.7 Definition for tERR(nper)

tERR(nper) is defined as the cumulative error across n multiple consecutive cycles from tCK(avg).

tERR(nper)<sub>act</sub> is the actual clock jitter over n cycles for a given system.

tERR(nper)<sub>allowed</sub> is the specified allowed clock period jitter over n cycles.

tERR(nper) is not subject to production test.

$$tERR(nper) = \left( \sum_{j=i}^{i+n-1} tCK_j \right) - n \times tCK(avg)$$

tERR(nper)<sub>min</sub> can be calculated by the formula shown below:

$$tERR(nper), min = (1 + 0.68 LN(n)) \times tJIT(per), min$$

tERR(nper)<sub>max</sub> can be calculated by the formula shown below

$$tERR(nper), max = (1 + 0.68 LN(n)) \times tJIT(per), max$$

Using these equations, tERR(nper) tables can be generated for each tJIT(per)<sub>act</sub> value.

### 13.1.8 Definition for duty cycle jitter tJIT(duty)

tJIT(duty) is defined with absolute and average specification of tCH / tCL.

$$tJIT(duty), min = MIN((tCH(abs), min - tCH(avg), min), (tCL(abs), min - tCL(avg), min)) \times tCK(avg)$$

$$tJIT(duty), max = MAX((tCH(abs), max - tCH(avg), max), (tCL(abs), max - tCL(avg), max)) \times tCK(avg)$$

### 13.1.9 Definition for tCK(abs), tCH(abs) and tCL(abs)

These parameters are specified per their average values, however it is understood that the following relationship between the average timing and the absolute instantaneous timing holds at all times.

[Table 61] Definition for tCK(abs), tCH(abs), and tCL(abs)

| Parameter                       | Symbol                | Min                                                                           | Unit     |
|---------------------------------|-----------------------|-------------------------------------------------------------------------------|----------|
| Absolute Clock Period           | t <sub>CK</sub> (abs) | tCK(avg) <sub>min</sub> + tJIT(per) <sub>min</sub>                            | ps       |
| Absolute Clock HIGH Pulse Width | t <sub>CH</sub> (abs) | tCH(avg) <sub>min</sub> + tJIT(duty) <sub>min</sub> / tCK(avg) <sub>min</sub> | tCK(avg) |
| Absolute Clock LOW Pulse Width  | t <sub>CL</sub> (abs) | tCL(avg) <sub>min</sub> + tJIT(duty) <sub>min</sub> / tCK(avg) <sub>min</sub> | tCK(avg) |

NOTE :

1) tCK(avg)<sub>min</sub> is expressed in ps for this table.

2) tJIT(duty)<sub>min</sub> is a negative value.

## 13.2 Period Clock Jitter

LPDDR4X devices can tolerate some clock period jitter without core timing parameter de-rating. This section describes device timing requirements in the presence of clock period jitter (tJIT(per)) in excess of the values found in Table 13.4, AC Timing and how to determine cycle time de-rating and clock cycle de-rating.

### 13.2.1 Clock period jitter effects on core timing parameters

(tRCD, tRP, tRTP, tWR, tWRA, tWTR, tRC, tRAS, tRRD, tFAW)

Core timing parameters extend across multiple clock cycles. Period clock jitter will impact these parameters when measured in numbers of clock cycles. When the device is operated with clock jitter within the specification limits, the LPDDR4X device is characterized and verified to support  $tnPARAM = RU\{tPARAM / tCK(avg)\}$ .

When the device is operated with clock jitter outside specification limits, the number of clocks or tCK(avg) may need to be increased based on the values for each core timing parameter.

#### 13.2.1.1 Cycle time de-rating for core timing parameters

For a given number of clocks (tnPARAM), for each core timing parameter, average clock period (tCK(avg)) and actual cumulative period error (tERR(tnPARAM),act) in excess of the allowed cumulative period error (tERR(tnPARAM),allowed), the equation below calculates the amount of cycle time de-rating (in ns) required if the equation results in a positive value for a core timing parameter.

$$CycleTimeDerating = MAX\left\{\left(\frac{tPARAM + tERR(tnPARAM), act - tERR(tnPARAM), allowed}{tnPARAM} - tCK(avg)\right), 0\right\}$$

A cycle time derating analysis should be conducted for each core timing parameter. The amount of cycle time derating required is the maximum of the cycle time de-ratings determined for each individual core timing parameter.

#### 13.2.1.2 Clock Cycle de-rating for core timing parameters

For a given number of clocks (tnPARAM) for each core timing parameter, clock cycle de-rating should be specified with amount of period jitter (tJIT(per)).

For a given number of clocks (tnPARAM), for each core timing parameter, average clock period (tCK(avg)) and actual cumulative period error (tERR(tnPARAM),act) in excess of the allowed cumulative period error (tERR(tnPARAM),allowed), the equation below calculates the clock cycle derating (in clocks) required if the equation results in a positive value for a core timing parameter.

$$ClockCycleDerating = RU\left\{\frac{tPARAM + tERR(tnPARAM), act - tERR(tnPARAM), allowed}{tCK(avg)}\right\} - tnPARAM$$

A clock cycle de-rating analysis should be conducted for each core timing parameter.

### 13.2.2 Clock jitter effects on Command/Address timing parameters

Command/address timing parameters (tIS, tIH, tISb, tIHb) are measured from a command/address signal (CS or CA[5:0]) transition edge to its respective clock signal (CK\_t/ CK\_c) crossing. The specification values are not affected by the tJIT(per) applied, because the setup and hold times are relative to the clock signal crossing that latches the command/address. Regardless of clock jitter values, these values must be met.

## 13.2.3 Clock jitter effects on Read timing parameters

### 13.2.3.1 tRPRE

When the device is operated with input clock jitter, tRPRE needs to be de-rated by the actual period jitter (tJIT(per),act,max) of the input clock in excess of the allowed period jitter (tJIT(per),allowed,max). Output de-ratings are relative to the input clock.

$$tRPRE(min, derated) = 0.9 - \left( \frac{tJIT(per), act, max - tJIT(per), allowed, max}{tCK(avg)} \right)$$

For example,

if the measured jitter into a LPDDR4X device has tCK(avg) = 625ps, tJIT(per),act,min = -xx, and tJIT(per),act,max = +xx ps, then tRPRE,min,derated = 0.9 - (tJIT(per),act,max - tJIT(per),allowed,max)/tCK(avg) = 0.9 - (xx - xx)/xx = yy tCK(avg).

### 13.2.3.2 tLZ(DQ), tHZ(DQ), tDQSCK, tLZ(DQS), tHZ(DQS)

These parameters are measured from a specific clock edge to a data signal (DMn, DQm.: n=0,1,2,3. m=0 –31) transition and will be met with respect to that clock edge. Therefore, they are not affected by the amount of clock jitter applied (i.e. tJIT(per)).

### 13.2.3.3 tQSH, tQSL

These parameters are affected by duty cycle jitter which is represented by tCH(abs)min and tCL(abs)min.

These parameters determine absolute Data-Valid window(DVW) at the LPDDR4X device pin.

Absolute min DVW @LPDDR4X device pin = min { ( tQSH(abs)min – tDQSQmax), (tQSL(abs)min – tDQSQmax) }

This minimum DVW shall be met at the target frequency regardless of clock jitter.

### 13.2.3.4 tRPST

tRPST is affected by duty cycle jitter which is represented by tCL(abs). Therefore tRPST(abs)min can be specified by tCL(abs)min.

tRPST(abs)min = tCL(abs)min – 0.05 = tQSL(abs)min

## 13.2.4 Clock jitter effects on Write timing parameters

### 13.2.4.1 tDS, tDH

These parameters are measured from a data signal (DMn, DQm.: n=0,1,2,3. m=0 –31) transition edge to its respective data strobe signal (DQSn\_t, DQSn\_c : n=0,1,2,3) crossing. The spec values are not affected by the amount of clock jitter applied (i.e. tJIT(per)), as the setup and hold are relative to the data strobe signal crossing that latches the data. Regardless of clock jitter values, these values shall be met.

### 13.2.4.2 tDSS, tDSH

These parameters are measured from a data strobe signal (DQSx\_t, DQSx\_c) crossing to its respective clock signal (CK\_t/CK\_c) crossing. The spec values are not affected by the amount of clock jitter applied (i.e. tJIT(per)), as the setup and hold of the data strobes are relative to the corresponding clock signal crossing. Regardless of clock jitter values, these values shall be met.

### 13.2.4.3 tDQSS

This parameter is measured from a data strobe signal (DQSx\_t, DQSx\_c) crossing to the subsequent clock signal (CK\_t/CK\_c) crossing. When the device is operated with input clock jitter, this parameter needs to be de-rated by the actual period jitter tJIT(per),act of the input clock in excess of the allowed period jitter tJIT(per),allowed.

$$tDQSS(min, derated) = 0.75 - \frac{tJIT(per), act, min - tJIT(per), allowed, min}{tCK(avg)}$$

$$tDQSS(max, derated) = 1.25 - \frac{tJIT(per), act, max - tJIT(per), allowed, max}{tCK(avg)}$$

For example,

if the measured jitter into an LPDDR4X device has tCK(avg) = 625ps, tJIT(per),act,min = -xxps, and tJIT(per),act,max = +xx ps, then:

tDQSS,(min,derated) = 0.75 - (-xx + yy)/625 = xxxx tCK(avg)

tDQSS,(max,derated) = 1.25 - (xx . yy)/625 = xxxx tCK(avg)

## 13.3 LPDDR4X Refresh Requirement

[Table 62] LPDDR4X Refresh Requirement Parameters per die for Dual Channel SDRAM devices

| Parameter                                                               |       | Symbol                          | 16Gb  | Unit |
|-------------------------------------------------------------------------|-------|---------------------------------|-------|------|
| Density per Channel                                                     |       |                                 | 8Gb   |      |
| Number of Banks per Channel                                             |       |                                 | 8     |      |
| Refresh Window<br>Tcase ≤ 85°C                                          |       | t <sub>REFW</sub>               | 32    | ms   |
| Refresh Window<br>1/2-Rate Refresh                                      |       | t <sub>REFW</sub>               | 16    | ms   |
| Refresh Window<br>1/4-Rate Refresh                                      |       | t <sub>REFW</sub>               | 8     | ms   |
| Required number of REFRESH commands in a t <sub>REFW</sub> window (min) |       | R                               | 8,192 | -    |
| Average Refresh Interval                                                | REFab | t <sub>REFI</sub> <sup>3)</sup> | 3.904 | us   |
|                                                                         | REFpb | t <sub>REFIpb</sub>             | 488   | ns   |
| Refresh Cycle time (All Banks)                                          |       | t <sub>RFCab</sub>              | 280   | ns   |
| Refresh Cycle time (Per Bank)                                           |       | t <sub>RFCpb</sub>              | 140   | ns   |
| Per-bank Refresh to Per-bank Refresh different bank Time                |       | t <sub>pbR2pbR</sub>            | 90    | ns   |

**NOTE :**

1) Refresh for each channel is independent of the other channel on the die, or other channels in a package. Power delivery in the user's system should be verified to make sure the DC operating conditions are maintained when multiple channels are refreshed simultaneously.

2) Self refresh abort feature is available for higher density devices starting with 12Gb dual channel device and 6Gb single channel device and tXSR\_abort(min) is defined as t<sub>RFCpb</sub> + 17.5ns.

3) t<sub>REFI</sub> values for all bank refresh is Tc = -25~85°C, Tc means Operating Case Temperature.

## 13.4 AC Timing

[Table 63] LPDDR4X AC Timing Table

| Parameter                                                                         | Symbol                   | Min/<br>Max | LPDDR4X                                                                                             |          |                                    | Unit          |
|-----------------------------------------------------------------------------------|--------------------------|-------------|-----------------------------------------------------------------------------------------------------|----------|------------------------------------|---------------|
|                                                                                   |                          |             | 3200Mbps                                                                                            | 3733Mbps | 4266Mbps                           |               |
| Maximum clock frequency                                                           |                          | ~           | 1600                                                                                                | 1866     | 2133                               | MHz           |
| Clock Timing                                                                      |                          |             |                                                                                                     |          |                                    |               |
| Average Clock Period                                                              | $t_{CK(avg)}$            | MIN         | 0.625                                                                                               | 0.536    | 0.468                              | ns            |
|                                                                                   |                          | MAX         | 100                                                                                                 |          |                                    |               |
| Average HIGH pulse width                                                          | $t_{CH(avg)}^{35)}$      | MIN         | 0.45                                                                                                |          |                                    | $t_{CK(avg)}$ |
|                                                                                   |                          | MAX         | 0.55                                                                                                |          |                                    |               |
| Average LOW pulse width                                                           | $t_{CL(avg)}^{35)}$      | MIN         | 0.45                                                                                                |          |                                    | $t_{CK(avg)}$ |
|                                                                                   |                          | MAX         | 0.55                                                                                                |          |                                    |               |
| Absolute clock period                                                             | $t_{CK(abs)}$            | MIN         | $t_{CK(avg)} \text{ MIN} + t_{JIT(per)} \text{ MIN}$                                                |          |                                    | ns            |
| Absolute HIGH clock pulse width                                                   | $t_{CH(abs)}$            | MIN         | 0.43                                                                                                |          |                                    | $t_{CK(avg)}$ |
|                                                                                   |                          | MAX         | 0.57                                                                                                |          |                                    |               |
| Absolute LOW clock pulse width                                                    | $t_{CL(abs)}$            | MIN         | 0.43                                                                                                |          |                                    | $t_{CK(avg)}$ |
|                                                                                   |                          | MAX         | 0.57                                                                                                |          |                                    |               |
| Clock period jitter                                                               | $t_{JIT(per)}$           | MIN         | -40                                                                                                 | -36      | -30                                | ps            |
|                                                                                   |                          | MAX         | 40                                                                                                  | 36       | 30                                 |               |
| Maximum Clock Jitter between two consecutive cycles                               | $t_{JIT(cc)}$            | MAX         | 80                                                                                                  | 72       | 60                                 | ps            |
| Duty cycle jitter (with supported jitter)                                         | $t_{JIT(duty), allowed}$ | MIN         | $\min((t_{CH(abs),min} - t_{CH(avg),min}), (t_{CL(abs),min} - t_{CL(avg),min})) \times t_{CK(avg)}$ |          |                                    | ps            |
|                                                                                   |                          | MAX         | $\max((t_{CH(abs),max} - t_{CH(avg),max}), (t_{CL(abs),max} - t_{CL(avg),max})) \times t_{CK(avg)}$ |          |                                    |               |
| Core AC Parameters <sup>17)</sup>                                                 |                          |             |                                                                                                     |          |                                    |               |
| READ latency (no DBI)                                                             | RL                       | MIN         | 32                                                                                                  | 36       | 40                                 | $t_{CK(avg)}$ |
| WRITE latency (set A)                                                             | WL                       | MIN         | 14                                                                                                  | 16       | 18                                 | $t_{CK(avg)}$ |
| ACTIVATE-to-ACTIVATE command period (same bank)                                   | $t_{RC}$                 | MIN         | $t_{RAS} + t_{RPab}$ (with all-bank precharge)<br>$t_{RAS} + t_{RPpb}$ (with per-bank precharge)    |          |                                    | ns            |
| Minimum Self-Refresh Time (Entry to Exit)                                         | $t_{SR}$                 | MIN         | $\max(15ns, 3t_{CK})$                                                                               |          |                                    | ns            |
| SELF REFRESH exit to next valid command delay                                     | $t_{XSR}$                | MIN         | $\text{Max}(t_{RFCab} + 7.5ns, 2t_{CK})$                                                            |          |                                    | ns            |
| Exit power down to next valid command delay                                       | $t_{XP}$                 | MIN         | $\text{Max}(7.5ns, 5t_{CK})$                                                                        |          |                                    | ns            |
| CAS-to-CAS delay                                                                  | $t_{CCD}$                | MIN         | $8^{37)}$                                                                                           |          |                                    | $t_{CK(avg)}$ |
| CAS to CAS delay Masked Write                                                     | $t_{CCDMW}^{31)}$        | MIN         | $4 \times t_{CCD}$                                                                                  |          |                                    | $t_{CK(avg)}$ |
| Internal READ to PRECHARGE command delay                                          | $t_{RTP}$                | MIN         | $\text{Max}(7.5ns, 8t_{CK})$                                                                        |          |                                    | ns            |
| RAS-to-CAS delay                                                                  | $t_{RCD}$                | MIN         | $\text{Max}(18ns, 4t_{CK})$                                                                         |          |                                    | ns            |
| Row Precharge Time (single bank)                                                  | $t_{RPpb}$               | MIN         | $\text{Max}(18ns, 4t_{CK})$                                                                         |          |                                    | ns            |
| Row Precharge Time (all banks)                                                    | $t_{RPab}$               | MIN         | $\text{Max}(21ns, 4t_{CK})$                                                                         |          |                                    | ns            |
| Row active time                                                                   | $t_{RAS}$                | MIN         | $\text{Max}(42ns, 3t_{CK})$                                                                         |          |                                    | ns            |
|                                                                                   |                          | MAX         | $\min(9 \times t_{REFI} \times \text{Refresh Rate}^{19}), 70.2)$                                    |          |                                    | us            |
| WRITE recovery time                                                               | $t_{WR}$                 | MIN         | $\text{Max}(20ns, 4t_{CK})$                                                                         |          |                                    | ns            |
| WRITE-to-READ delay                                                               | $t_{WTR}$                | MIN         | $\text{Max}(12ns, 8t_{CK})$                                                                         |          |                                    | ns            |
| Active bank-A to Active bank-B                                                    | $t_{RRD}$                | MIN         | $\text{Max}(10ns, 4t_{CK})$                                                                         |          | $\text{Max}(7.5ns, 4t_{CK})^{32)}$ | ns            |
| Precharge to Precharge Delay                                                      | $t_{PPD}^{34)}$          | MIN         | 4                                                                                                   |          |                                    | tCK           |
| Four-bank ACTIVATE Window                                                         | $t_{FAW}$                | MIN         | 40                                                                                                  |          | $30^{32)}$                         | ns            |
| CKE minimum pulse width during SELF REFRESH (low pulse width during SELF REFRESH) | $t_{CKELPD}$             | MIN         | $\text{Max}(7.5ns, 3t_{CK})$                                                                        |          |                                    | ns            |

IF THERE IS ANY OTHER OPERATION TO IMPLEMENT IN ADDITION TO SPECIFICATION  
IN THE DATASHEET OR JEDEC STANDARD, PLEASE CONTACT EACH BRANCH OFFICE OR  
HEADQUARTERS OF SAMSUNG ELECTRONICS.

Rev. 1.0

CONFIDENTIAL

[Table 63] LPDDR4X AC Timing Table

| Parameter                                                   | Symbol                                           | Min/<br>Max | LPDDR4X                                                                                                                 |          |          | Unit                  |
|-------------------------------------------------------------|--------------------------------------------------|-------------|-------------------------------------------------------------------------------------------------------------------------|----------|----------|-----------------------|
|                                                             |                                                  |             | 3200Mbps                                                                                                                | 3733Mbps | 4266Mbps |                       |
| READ AC Parameters <sup>4)</sup>                            |                                                  |             |                                                                                                                         |          |          |                       |
| Read preamble                                               | t <sub>RPRE</sub> <sup>5), 8)</sup>              | MIN         | 2.0                                                                                                                     |          |          | t <sub>CK</sub> (avg) |
| 0.5 tCK Read postamble                                      | t <sub>RPST</sub> <sup>5), 9)</sup>              | MIN         | 0.5                                                                                                                     |          |          | t <sub>CK</sub> (avg) |
| 1.5 tCK Read postamble                                      | t <sub>RPST</sub>                                | MIN         | 1.5                                                                                                                     |          |          | t <sub>CK</sub> (avg) |
| DQ low-impedance time from CK_t, CK_c                       | t <sub>LZ(DQ)</sub> <sup>5)</sup>                | MIN         | (RL × t <sub>CK</sub> ) + t <sub>DQSCK</sub> (Min) - 200ps                                                              |          |          | ps                    |
| DQ high impedance time from CK_t, CK_c                      | t <sub>HZ(DQ)</sub> <sup>5)</sup>                | MAX         | (RL × t <sub>CK</sub> ) + t <sub>DQSCK</sub> (Max) + t <sub>DQSQ</sub> (Max) + (BL/2 × t <sub>CK</sub> ) - 100ps        |          |          | ps                    |
| DQS_c low-impedance time from CK_t, CK_c                    | t <sub>LZ(DQS)</sub> <sup>5)</sup>               | MIN         | (RL × t <sub>CK</sub> ) + t <sub>DQSCK</sub> (Min) - (t <sub>PRE</sub> (Max) × t <sub>CK</sub> ) - 200ps                |          |          | ps                    |
| DQS_c high impedance time from CK_t, CK_c                   | t <sub>HZ(DQS)</sub> <sup>5)</sup>               | MAX         | (RL × t <sub>CK</sub> ) + t <sub>DQSCK</sub> (Max) + (BL/2 × t <sub>CK</sub> ) - (RPST(Max) × t <sub>CK</sub> ) - 100ps |          |          | ps                    |
| DQS-DQ skew                                                 | t <sub>DQSQ</sub>                                | MAX         | 0.18                                                                                                                    |          |          | UI                    |
| tDQSCK AC Parameters                                        |                                                  |             |                                                                                                                         |          |          |                       |
| DQS output access time from CK_t/CK_c                       | t <sub>DQSCK</sub> <sup>14)</sup>                | MIN         | 1500                                                                                                                    |          |          | ps                    |
|                                                             |                                                  | MAX         | 3500                                                                                                                    |          |          |                       |
| DQS output access time from CK_t/CK_c temperature variation | t <sub>DQSCK_temp</sub> <sup>15)</sup>           | MAX         | 4                                                                                                                       |          |          | ps/°C                 |
| DQS output access time from CK_t/CK_c voltage variation     | t <sub>DQSCK_volt</sub> <sup>16)</sup>           | MAX         | 7                                                                                                                       |          |          | ps/mV                 |
| CK to DQS rank to rank variation                            | t <sub>DQSCK_rank2rank</sub> <sup>22), 23)</sup> | MAX         | 1.0                                                                                                                     |          |          | ns                    |
| Self Refresh Parameters                                     |                                                  |             |                                                                                                                         |          |          |                       |
| Delay from SRE command to CKE Input low                     | t <sub>ESCKE</sub> <sup>24)</sup>                | MIN         | Max(1.75ns, 3tCK)                                                                                                       |          |          | ns                    |
| Minimum Self Refresh Time                                   | t <sub>SR</sub> <sup>24)</sup>                   | MIN         | Max(15ns, 3tCK)                                                                                                         |          |          | ns                    |
| Exit Self Refresh to Valid commands                         | t <sub>XSR</sub> <sup>24),25)</sup>              | MIN         | Max(tRFCab + 7.5ns, 2tCK)                                                                                               |          |          | ns                    |
| WRITE AC Parameters <sup>4)</sup>                           |                                                  |             |                                                                                                                         |          |          |                       |
| Write command to 1 <sup>st</sup> DQS latching               | t <sub>DQSS</sub>                                | MIN         | 0.75                                                                                                                    |          |          | t <sub>CK</sub> (avg) |
|                                                             |                                                  | MAX         | 1.25                                                                                                                    |          |          |                       |
| DQS input high-level width                                  | t <sub>DQSH</sub> <sup>36)</sup>                 | MIN         | 0.4                                                                                                                     |          |          | t <sub>CK</sub> (avg) |
| DQS input low-level width                                   | t <sub>DQSL</sub> <sup>36)</sup>                 | MIN         | 0.4                                                                                                                     |          |          | t <sub>CK</sub> (avg) |
| DQS falling edge to CK setup time                           | t <sub>DSS</sub>                                 | MIN         | 0.2                                                                                                                     |          |          | t <sub>CK</sub> (avg) |
| DQS falling edge hold time from CK                          | t <sub>DSH</sub>                                 | MIN         | 0.2                                                                                                                     |          |          | t <sub>CK</sub> (avg) |
| Write preamble                                              | t <sub>WPRE</sub>                                | MIN         | 2.0                                                                                                                     |          |          | t <sub>CK</sub> (avg) |
| 0.5 tCK Write postamble                                     | t <sub>WPST</sub> <sup>21)</sup>                 | MIN         | 0.5                                                                                                                     |          |          | t <sub>CK</sub> (avg) |
| 1.5 tCK Write postamble                                     | t <sub>WPST</sub> <sup>21)</sup>                 | MIN         | 1.5                                                                                                                     |          |          | t <sub>CK</sub> (avg) |
| ZQ Calibration Parameters                                   |                                                  |             |                                                                                                                         |          |          |                       |
| ZQ Calibration                                              | t <sub>ZQCAL</sub>                               | MIN         | 1                                                                                                                       |          |          | us                    |
| ZQ Calibration Values Latch Time                            | t <sub>ZQLAT</sub>                               | MN          | Max (30ns, 8tCK)                                                                                                        |          |          | ns                    |
| ZQ Calibration RESET time                                   | t <sub>ZQRESET</sub>                             | MIN         | Max (50ns, 3tCK)                                                                                                        |          |          | ns                    |
| Power Down Parameters                                       |                                                  |             |                                                                                                                         |          |          |                       |
| CKE minimum pulse width (HIGH and LOW pulse width)          | t <sub>CKE</sub>                                 | MIN         | max(7.5ns, 4tCK)                                                                                                        |          |          | -                     |
| Delay from Valid command to CKE Input low                   | t <sub>CMDCKE</sub> <sup>26)</sup>               | MIN         | Max(1.75ns, 3tCK)                                                                                                       |          |          | ns                    |
| Valid Clock Requirement after CKE Input Low                 | t <sub>CKELCK</sub> <sup>26)</sup>               | MIN         | Max(5ns, 5tCK)                                                                                                          |          |          | ns                    |
| Valid CS Requirement before CKE Input Low                   | t <sub>CSCKE</sub>                               | MIN         | 1.75                                                                                                                    |          |          | ns                    |
| Valid CS Requirement after CKE Input Low                    | t <sub>CKELCS</sub>                              | MIN         | Max(5ns,5tCK)                                                                                                           |          |          | ns                    |

IF THERE IS ANY OTHER OPERATION TO IMPLEMENT IN ADDITION TO SPECIFICATION IN THE DATASHEET OR JEDEC STANDARD, PLEASE CONTACT EACH BRANCH OFFICE OR HEADQUARTERS OF SAMSUNG ELECTRONICS.

Rev. 1.0

CONFIDENTIAL



[Table 63] LPDDR4X AC Timing Table

| Parameter                                                                             | Symbol                              | Min/<br>Max | LPDDR4X                                                                 |          |          | Unit |
|---------------------------------------------------------------------------------------|-------------------------------------|-------------|-------------------------------------------------------------------------|----------|----------|------|
|                                                                                       |                                     |             | 3200Mbps                                                                | 3733Mbps | 4266Mbps |      |
| Valid Clock Requirement before CKE Input High                                         | t <sub>CKCKEH</sub> <sup>26)</sup>  | MIN         | Max(1.75ns, 3tCK)                                                       |          |          | -ns  |
| Exit power- down to next valid command delay                                          | t <sub>XP</sub> <sup>26)</sup>      | MIN         | Max(7.5ns, 5tCK)                                                        |          |          | ns   |
| Valid CS Requirement before CKE Input High                                            | t <sub>CSCKEH</sub>                 | MIN         | 1.75                                                                    |          |          | ns   |
| Valid CS Requirement after CKE Input High                                             | t <sub>CKEHCS</sub>                 | MIN         | Max(7.5ns,5tCK)                                                         |          |          | ns   |
| Valid Clock and CS Requirement after CKE Input low after MRW Command                  | t <sub>MRWCKEL</sub> <sup>26)</sup> | MIN         | Max(14ns,10tCK)                                                         |          |          | ns   |
| Valid Clock and CS Requirement after CKE Input low after ZQ Calibration Start Command | t <sub>ZQCKE</sub> <sup>26)</sup>   | MIN         | Max(1.75ns,3tCK)                                                        |          |          | ns   |
| Command Address Input Parameters <sup>4)</sup>                                        |                                     |             |                                                                         |          |          |      |
| Rx Mask voltage - p-p                                                                 | VcIVW                               | MAX         | 155                                                                     | 150      | 145      | mV   |
| Rx timing window                                                                      | TcIVW                               | MAX         | 0.3                                                                     |          |          | UI*  |
| CA AC input pulse amplitude pk-pk                                                     | VIHL_AC                             | MIN         | 190                                                                     | 180      | 180      | mV   |
| CA input pulse width                                                                  | TcIPW                               | MIN         | 0.6                                                                     |          |          | UI*  |
| Input Slew Rate over VcIVW                                                            | SRIN_cIVW                           | MIN         | 1                                                                       |          |          | V/ns |
|                                                                                       |                                     | MAX         | 7                                                                       |          |          |      |
| Mode Register Read/Write AC Timing                                                    |                                     |             |                                                                         |          |          |      |
| Additional time after tXP has expired until MRR command                               | t <sub>MRRi</sub>                   | MIN         | t <sub>RCD</sub> + 3nCK                                                 |          |          | -    |
| MODE REGISTER READ command period                                                     | t <sub>MRR</sub>                    | MIN         | 8                                                                       |          |          | nCK  |
| MODE REGISTER WRITE command period                                                    | t <sub>MRW</sub>                    | MIN         | Max(10ns, 10nCK)                                                        |          |          | -    |
| Mode register set command delay                                                       | t <sub>MRD</sub>                    | MIN         | Max(14ns, 10tCK)                                                        |          |          | -    |
| Boot Parameters (10 MHz - 55 MHz) <sup>11), 12), 13)</sup>                            |                                     |             |                                                                         |          |          |      |
| Clock Cycle Time                                                                      | t <sub>CKb</sub>                    | max         | 100                                                                     |          |          | ns   |
|                                                                                       |                                     | MIN         | 18                                                                      |          |          |      |
| Address & Control Input Setup Time                                                    | t <sub>ISb</sub>                    | MIN         | 1150                                                                    |          |          | ps   |
| Address & Control Input Hold Time                                                     | t <sub>IHb</sub>                    | MIN         | 1150                                                                    |          |          | ps   |
| DQS Output Data Access Time from CK_t/CK_c                                            | t <sub>DQSCkb</sub>                 | MIN         | 2.0                                                                     |          |          | ns   |
|                                                                                       |                                     | MAX         | 10.0                                                                    |          |          |      |
| Data Strobe Edge to Output Data Edge                                                  | t <sub>DQSqb</sub>                  | MAX         | 1.2                                                                     |          |          | ns   |
| Command Bus Training AC Parameters X16                                                |                                     |             |                                                                         |          |          |      |
| Valid Clock Requirement after CKE Input low                                           | t <sub>CKELCK</sub>                 | MIN         | Max(5ns, 5nCK)                                                          |          |          | tCK  |
| Data Setup for VREF Training Mode                                                     | t <sub>DStrain</sub>                | MIN         | 2                                                                       |          |          | ns   |
| Data Hold for VREF Training Mode                                                      | t <sub>DHtrain</sub>                | MIN         | 2                                                                       |          |          | ns   |
| Asynchronous Data Read                                                                | t <sub>ADR</sub>                    | MAX         | 20                                                                      |          |          | ns   |
| CA Bus Training command to CA Bus Training command delay                              | t <sub>CACD</sub> <sup>29)</sup>    | MIN         | RU(t <sub>ADR</sub> /t <sub>CK</sub> )                                  |          |          | tCK  |
| Valid Strobe Requirement before CKE Low                                               | t <sub>DQSCKE</sub> <sup>30)</sup>  | MIN         | 10                                                                      |          |          | ns   |
| First CA Bus Training Command Following CKE LOW                                       | t <sub>CAENT</sub>                  | MIN         | 250                                                                     |          |          | ns   |
| VREF Step Time-multiple steps                                                         | t <sub>VREFCA_LONG</sub>            | MAX         | 250                                                                     |          |          | ns   |
| VREF Step Time-one step                                                               | t <sub>VREFCA_SHORT</sub>           | MAX         | 80                                                                      |          |          | ns   |
| Valid Clock Requirement before CS High                                                | t <sub>CKPRECS</sub>                | MIN         | 2t <sub>CK</sub> + t <sub>XP</sub> (t <sub>XP</sub> = max(7.5ns, 5nCK)) |          |          | -    |
| Valid Clock Requirement after CS High                                                 | t <sub>CKPSTCS</sub>                | MIN         | max(7.5ns, 5nCK)                                                        |          |          | -    |
| Minimum delay from CS to DQS toggle in command bus training                           | t <sub>CS_VREF</sub>                | MIN         | 2                                                                       |          |          | tCK  |
| Minimum delay from CKE High to Strobe High Impedance                                  | t <sub>CKEHDQS</sub>                | -           | 10                                                                      |          |          | ns   |
| Valid Clock Requirement before CKE Input High                                         | t <sub>CKCKEH</sub>                 | MIN         | Max(1.75ns, 3tCK)                                                       |          |          |      |
| CA Bus Training CKE High to DQ Tri-state                                              | t <sub>MRZ</sub>                    | MIN         | 1.5                                                                     |          |          | ns   |

IF THERE IS ANY OTHER OPERATION TO IMPLEMENT IN ADDITION TO SPECIFICATION  
IN THE DATASHEET OR JEDEC STANDARD, PLEASE CONTACT EACH BRANCH OFFICE OR  
HEADQUARTERS OF SAMSUNG ELECTRONICS.

Rev. 1.0

CONFIDENTIAL

[Table 63] LPDDR4X AC Timing Table

| Parameter                                                         | Symbol                                    | Min/<br>Max | LPDDR4X                                                                 |          |          | Unit                 |
|-------------------------------------------------------------------|-------------------------------------------|-------------|-------------------------------------------------------------------------|----------|----------|----------------------|
|                                                                   |                                           |             | 3200Mbps                                                                | 3733Mbps | 4266Mbps |                      |
| ODT turn-on Latency from CKE                                      | t <sub>CKELODTon</sub>                    | MIN         | 20                                                                      |          |          | ns                   |
| ODT turn-off Latency from CKE                                     | t <sub>CKELODToff</sub>                   | MIN         | 20                                                                      |          |          | ns                   |
| Exit Command Bus Training Mode to next valid command delay<br>33) | t <sub>XCBT_Short</sub>                   | MIN         | Max(5nCK, 200ns)                                                        |          |          | -                    |
|                                                                   | t <sub>XCBT_Middle</sub>                  | MIN         | Max(5nCK, 200ns)                                                        |          |          | -                    |
|                                                                   | t <sub>XCBT_Long</sub>                    | MIN         | Max(5nCK, 250ns)                                                        |          |          | -                    |
| Command Bus Training Parameters x8 only                           |                                           |             |                                                                         |          |          |                      |
| Command Bus Training AC Timing Table for Mode 1                   |                                           |             |                                                                         |          |          |                      |
| Valid Clock Requirement after CKE Input low                       | t <sub>CKELCK</sub>                       | MIN         | Max(5ns, 5nCK)                                                          |          |          | -                    |
| Asynchronous Data Read                                            | t <sub>ADR</sub>                          | MAX         | 20                                                                      |          |          | ns                   |
| CA calibration command to CA calibration command delay            | t <sub>CACD</sub> <sup>29)</sup>          | MIN         | RU(t <sub>ADR</sub> /t <sub>CK</sub> )                                  |          |          | t <sub>CK(avg)</sub> |
| First CA calibration Command after CKE is LOW                     | t <sub>CAENT</sub>                        | MIN         | 250                                                                     |          |          | ns                   |
| Valid Clock Requirement before CS High                            | t <sub>CKPRECS</sub>                      | MIN         | 2t <sub>CK</sub> + t <sub>XP</sub> (t <sub>XP</sub> = max(7.5ns, 5nCK)) |          |          | -                    |
| Valid Clock Requirement after CS High                             | t <sub>CKPSTCS</sub>                      | MIN         | max(7.5ns, 5nCK)                                                        |          |          | -                    |
| Clock and Command Valid before CKE High                           | t <sub>CKCKEH</sub>                       | MIN         | Max(1.75ns, 3nCK)                                                       |          |          | t <sub>CK</sub>      |
| MRW CA exit command to DQ tri-state                               | t <sub>MRZ</sub>                          | MIN         | 1.5                                                                     |          |          | ns                   |
| ODT turn-on Latency from CKE                                      | t <sub>CKELODTon</sub>                    | MIN         | 20                                                                      |          |          | ns                   |
| ODT turn-off Latency from CKE                                     | t <sub>CKELODToff</sub>                   | MIN         | 20                                                                      |          |          | ns                   |
| Command Bus Training AC Timing Table for Mode 2                   |                                           |             |                                                                         |          |          |                      |
| Valid Clock Requirement after CKE Input low                       | t <sub>CKELCK</sub>                       | MIN         | Max(5ns, 5nCK)                                                          |          |          | -                    |
| Valid Clock Requirement before CS High                            | t <sub>CKPRECS</sub>                      | MIN         | 2t <sub>CK</sub> + t <sub>XP</sub> (t <sub>XP</sub> = max(7.5ns, 5nCK)) |          |          | -                    |
| Valid Clock Requirement after CS High                             | t <sub>CKPSTCS</sub>                      | MIN         | max(7.5ns, 5nCK)                                                        |          |          | -                    |
| Valid Strobe Requirement before CKE Low                           | t <sub>DQSCKE</sub> <sup>30)</sup>        | MIN         | 10                                                                      |          |          | ns                   |
| First CA Bus Training Command Following CKE Low                   | t <sub>CAENT</sub>                        | MIN         | 250                                                                     |          |          | ns                   |
| VREF Step Time - Long                                             | t <sub>VREFCA_Long</sub> <sup>38)</sup>   | MAX         | 250                                                                     |          |          | ns                   |
| VREF Step Time - Middle                                           | t <sub>VREFCA_Middle</sub> <sup>39)</sup> | MAX         | 200                                                                     |          |          | ns                   |
| VREF Step Time - Short                                            | t <sub>VREFCA_Short</sub> <sup>40)</sup>  | MAX         | 100                                                                     |          |          | ns                   |
| Data Setup for Vref Training Mode                                 | t <sub>DStrain</sub>                      | MIN         | 2                                                                       |          |          | ns                   |
| Data Hold for Vref Training Mode                                  | t <sub>DHtrain</sub>                      | MIN         | 2                                                                       |          |          | ns                   |
| Asynchronous Data Read Valid Window                               | t <sub>ADVW</sub>                         | MIN         | 16                                                                      |          |          | ns                   |
|                                                                   |                                           | MAX         | 80                                                                      |          |          | ns                   |
| DQS Input period at CBT mode                                      | t <sub>DQSICYC</sub>                      | MIN         | 5                                                                       |          |          | ns                   |
|                                                                   |                                           | MAX         | 100                                                                     |          |          | ns                   |
| Asynchronous Data Read                                            | t <sub>ADR</sub>                          | MAX         | 20                                                                      |          |          | ns                   |
| DQS_c high impedance time from CS High                            | t <sub>HZCBT</sub>                        | MIN         | 0                                                                       |          |          | ns                   |
| Asynchronous Data Read to DQ7 toggle                              | t <sub>AD2DQ7</sub>                       | MIN         | 3                                                                       |          |          | ns                   |
|                                                                   |                                           | MAX         | 10                                                                      |          |          | ns                   |
| DQ7sample hold time                                               | t <sub>DQ7SH</sub>                        | MIN         | 10                                                                      |          |          | ns                   |
|                                                                   |                                           | MAX         | 60                                                                      |          |          | ns                   |
| Asynchronous Data Read Pulse Width                                | t <sub>ADSPW</sub>                        | MIN         | 3                                                                       |          |          | ns                   |
|                                                                   |                                           | MAX         | 10                                                                      |          |          | ns                   |
| Hi-Z to asynchronous VrefCA valid data                            | t <sub>HZ2VREF</sub>                      | MIN         | Max (10ns, 5nCK)                                                        |          |          | ns                   |
| Read to Write Delay at CBT mode                                   | t <sub>CBTRTW</sub>                       | MIN         | 2                                                                       |          |          | ns                   |
| CA Bus Training Command to CA Bus Training Command Delay          | t <sub>CACD</sub> <sup>29)</sup>          | MIN         | Max(80ns, 4nCK)                                                         |          |          | ns                   |

IF THERE IS ANY OTHER OPERATION TO IMPLEMENT IN ADDITION TO SPECIFICATION  
IN THE DATASHEET OR JEDEC STANDARD, PLEASE CONTACT EACH BRANCH OFFICE OR  
HEADQUARTERS OF SAMSUNG ELECTRONICS.

Rev. 1.0


CONFIDENTIAL

[Table 63] LPDDR4X AC Timing Table


| Parameter                                                      | Symbol                            | Min/<br>Max | LPDDR4X                  |          |          | Unit |
|----------------------------------------------------------------|-----------------------------------|-------------|--------------------------|----------|----------|------|
|                                                                |                                   |             | 3200Mbps                 | 3733Mbps | 4266Mbps |      |
| Minimum delay from CKE High to Strobe High Impedance           | t <sub>CKEHDQS</sub>              | MIN         | 10                       |          |          | ns   |
| Clock and Command Valid before CKE High                        | t <sub>CKCKEH</sub>               | MIN         | Max(1.75ns, 3nCK)        |          |          | -    |
| ODT turn-on Latency from CKE                                   | t <sub>CKELODTon</sub>            | MIN         | 20                       |          |          | ns   |
| ODT turn-off Latency from CKE for ODT_CA                       | t <sub>CKELODToff</sub>           | MIN         | 20                       |          |          | ns   |
| ODT turn-off Latency from CKE for ODT_DQ and DQS               | t <sub>CKEHODToff</sub>           | MIN         | 20                       |          |          | ns   |
| ODT_DQ turn-off Latency from Valid Data Input                  | t <sub>ODToffCBT</sub>            | MAX         | 20                       |          |          | ns   |
| ODT_DQ turn-off Latency from Valid Data Input                  | t <sub>ODTonCBT</sub>             | MIN         | Max(10ns, 5nCK)          |          |          | ns   |
| Minimum delay from CS to DQS toggle in command bus training    | t <sub>CS_VREF</sub>              | MIN         | 2                        |          |          | tCK  |
| Write Leveling Parameters                                      |                                   |             |                          |          |          |      |
| DQS_t/DQS_c delay after write leveling mode is programmed      | t <sub>WLDQSEN</sub>              | MIN         | 20                       |          |          | tCK  |
| Write preamble for Write Leveling                              | t <sub>WLWPRE</sub>               | MIN         | 20                       |          |          | tCK  |
| First DQS_t/DQS_c edge after write leveling mode is programmed | t <sub>WLMRD</sub>                | MIN         | 40                       |          |          | tCK  |
| Write leveling output delay                                    | t <sub>WLO</sub>                  | MAX         | 20                       |          |          | ns   |
| Mode register set command delay                                | t <sub>MRD</sub>                  | MIN         | Max(14ns, 10tCK)         |          |          | ns   |
| Valid Clock Requirement before DQS Toggle                      | t <sub>CKPRDQS</sub>              | MIN         | Max(7.5ns, 4tCK)         |          |          | -    |
| Valid Clock Requirement after DQS Toggle                       | t <sub>CKPSTDQS</sub>             | MIN         | Max(7.5ns, 4tCK)         |          |          | -    |
| Write leveling hold time                                       | t <sub>WLH</sub> <sup>27)</sup>   | MIN         | 75                       | 60       | 50       | ps   |
| Write leveling setup time                                      | t <sub>WLS</sub> <sup>27)</sup>   | MIN         | 75                       | 60       | 50       | ps   |
| Write leveling input valid window                              | t <sub>WLIVW</sub> <sup>28)</sup> | MIN         | 120                      | 100      | 90       | ps   |
| Temperature De-Rating AC Timing <sup>20)</sup>                 |                                   |             |                          |          |          |      |
| DQS output access time from CK_t/CK_c (derated)                | t <sub>DQSK</sub>                 | MAX         | 3600                     |          |          | ps   |
| RAS-to-CAS delay (derated)                                     | t <sub>RCD</sub>                  | MIN         | t <sub>RCD</sub> + 1.875 |          |          | ns   |
| ACTIVATE-to- ACTIVATE command period (derated)                 | t <sub>RC</sub>                   | MIN         | t <sub>RC</sub> + 3.75   |          |          | ns   |
| Row active time (derated)                                      | t <sub>RAS</sub>                  | MIN         | t <sub>RAS</sub> + 1.875 |          |          | ns   |
| Row precharge time (derated)                                   | t <sub>RP</sub>                   | MIN         | t <sub>RP</sub> + 1.875  |          |          | ns   |
| Active bank A to active bank B (derated)                       | t <sub>RRD</sub>                  | MIN         | t <sub>RRD</sub> + 1.875 |          |          | ns   |

**NOTE :**

- 1) Frequency values are for reference only. Clock cycle time (tCK) is used to determine device capabilities.
- 2) All AC timings assume an input slew rate of TBDV/ns.
- 3) Measured with 4 V/ns differential CK<sub>t</sub>/CK<sub>c</sub> slew rate and nominal V<sub>IX</sub>.
- 4) READ, WRITE, and Input setup and hold values are referenced to V<sub>REF</sub>.
- 5) For LOW-to-HIGH and HIGH-to-LOW transitions, the timing reference is at the point when the signal crosses the transition threshold (V<sub>TT</sub>). tHZ and tLZ transitions occur in the same access time (with respect to clock) as valid data transitions. These parameters are not referenced to a specific voltage level but to the time when the device output is no longer driving (for tRPST, tHZ(DQS) and tHZ(DQ)), or begins driving (for tRPRE, tLZ(DQS), tLZ(DQ)). Operating and Timing [Burst Read:RL=12, BL=8, tDQSCK<tCK] shows a method to calculate the point when device is no longer driving tHZ(DQS) and tHZ(DQ), or begins driving tLZ(DQS), tLZ(DQ) by measuring the signal at two different voltages. The actual voltage measurement points are not critical as long as the calculation is consistent.
- 6) Output Transition Timing

Start driving point =  $2 \times T1 - T2$ End driving point =  $2 \times T1 - T2$ 

- 7) The parameters tLZ(DQS), tLZ(DQ), tHZ(DQS), and tHZ(DQ) are defined as single-ended. The timing parameters tRPRE and tRPST are determined from the differential signal DQS<sub>t</sub>-DQS<sub>c</sub>.
- 8) Measured from the point when DQS<sub>t</sub>/DQS<sub>c</sub> begins driving the signal to the point when DQS<sub>t</sub>/DQS<sub>c</sub> begins driving the first rising strobe edge. See Pre and Post-amble section in Operating & Timing spec
- 9) Measured from the last falling strobe edge of DQS<sub>t</sub>/DQS<sub>c</sub> to the point when DQS<sub>t</sub>/DQS<sub>c</sub> finishes driving the signal.
- 10) Input set-up/hold time for signal (CA[9:0], CS).
- 11) To ensure device operation before the device is configured, a number of AC boot-timing parameters are defined in this table. Boot parameter symbols have the letter b appended (for example, tCK during boot is tCKb).
- 12) The LPDDR4X device will set some default values upon receiving a RESET (MRW) command as specified in "Definition".
- 13) The output skew parameters are measured with default output impedance settings using the reference load.
- 14) Includes DRAM process, voltage and temperature variation. It includes the AC noise impact for frequencies > 20 MHz and max voltage of 45 mV pk-pk from DC-20 MHz at a fixed temperature on the package. The voltage supply noise must comply to the component Min-Max DC Operating conditions.
- 15) tDQSCK<sub>temp</sub> max delay variation as a function of Temperature.
- 16) tDQSCK<sub>volt</sub> max delay variation as a function of DC voltage variation for VDDQ and VDD2. tDQSCK<sub>volt</sub> should be used to calculate timing variation due to VDDQ and VDD2 noise < 20 MHz. Host controller do not need to account for any variation due to VDDQ and VDD2 noise > 20 MHz. The voltage supply noise must comply to the component Min-Max DC Operating conditions. The voltage variation is defined as the  $\text{Max}\{\text{abs}\{tDQSCKmin@V1-tDQSCKmax@V2\}, \text{abs}\{tDQSCKmax@V1-tDQSCKmin@V2\}\} / \text{abs}\{V1-V2\}$ .
- 17) Precharge to precharge timing restriction does not apply to Auto-Precharge commands.
- 18) tXSR/tXP/tZQLAT are defined as "to the first rising clock edge next valid command".
- 19) Refresh Rate is specified by MR4, OP[2:0].
- 20) Timing derating applies for operation at 85°C to 105°C.
- 21) The length of Write Postamble depends on MR3 OP1 setting.
- 22) The same voltage and temperature are applied to tDQS2CK<sub>rank2rank</sub>.
- 23) tDQSCK<sub>rank2rank</sub> parameter is applied to multi-ranks per byte lane within a package consisting of the same design dies.
- 24) Delay time has to satisfy both analog time(ns) and clock count(tCK). It means that t<sub>ESCKE</sub> will not expire until CK has toggled through at least 3 full cycles (3 \* tCK) and 1.75ns has transpired. The case which 3tCK is applied to is shown below.

**Figure 23. t<sub>ESCKE</sub> Timing**

- 25) MRR-1, CAS-2, DES, MPC, MRW-1 and MRW-2 except PASR Bank/Segment setting are only allowed during this period.
- 26) Delay time has to satisfy both analog time(ns) and clock count(nCK). For example, t<sub>CMDSKE</sub> will not expire until CK has toggled through at least 3 full cycles (3 \* tCK) and

1.75ns has transpired. The case which 3nCK is applied to is shown below.




Figure 24. tCMDCKE Timing

- 27) In addition to the traditional setup and hold time specifications above, there is value in a input valid window based specification for write-leveling training. As the training is based on each device, worst case process skews for setup and hold do not make sense to close timing between CK and DQS.
- 28)  $t_{WLIVW}$  is defined in a similar manner to  $t_{DQSV}$ , except that here it is a DQS input valid window with respect to CK. This would need to account for all VT (voltage and temperature) drift terms between CK and DQS within the DRAM that affect the write-leveling input valid window. The DQS input mask for timing with respect to CK is shown in Figure 25. The "total" mask ( $t_{WLIVW}$ ) defines the time the input signal must not encroach in order for the DQS input to be successfully captured by CK with a BER of lower than tbd. The mask is a receiver property and it is not the valid data-eye.

DQS\_t/DQS\_c and CK\_t/CK\_c at DRAM Latch




Figure 25. DQS\_t/DQS\_c to CK\_t/CK\_c timings at the DRAM pins referenced from the internal latch

- 29) If tACD is violated, the data for samples which violate tACD will not be available, except for the last sample (where tACD after this sample is met). Valid data for the last sample will be available after tADR.
- 30) DQS\_t has to retain a low level during  $t_{DQSCKE}$  period, as well as DQS\_c has to retain a high level.
- 31) See Masked Write Operation for detail.
- 32) Devices supporting 4266Mbps specification shall support these timings at lower data rates.
- 33) Exit Command Bus Training Mode to next valid command delay Time depends on value of  $V_{REF}(CA)$  setting: MR12 OP[5:0] and  $V_{REF}(CA)$  Range: MR12 OP[6] of FSP-OP 0 and 1. The details are shown in tFC value mapping table. Additionally exit Command Bus Training Mode to next valid command delay Time may affect  $V_{REF}(DQ)$  setting. Settling time of  $V_{REF}(DQ)$  level is same as  $V_{REF}(CA)$  level.
- 34) Precharge to precharge timing restriction does not apply to Auto-Precharge commands.
- 35) This value is also valid for 1600Mbps Single-Ended CK ODT-off case.
- 36) This value is also valid for 1600Mbps Single-Ended DQS ODT-off case.
- 37) The value is based on BL16. For BL32 need additional 8 tCK(avg) delay.
- 38)  $V_{REFCA\_Long}$  is the time including up to  $V_{REFmin}$  to  $V_{REFmax}$  or  $V_{REFmax}$  to  $V_{REFmin}$  change across the  $V_{REFDQ}$  Range in  $V_{REF}$  voltage.
- 39)  $V_{REF\_Middle}$  is at least 2 stepsizes increment/decrement change within the same  $V_{REFDQ}$  range in  $V_{REF}$  voltage.
- 40)  $V_{REF\_Short}$  is for a single stepsize increment/decrement change in  $V_{REF}$  voltage.

## 13.5 CA Rx Voltage and Timing

The command and address(CA) including CS input receiver compliance mask for voltage and timing is shown in the figure below. All CA, CS signals apply the same compliance mask and operate in single data rate mode.

The CA input receiver mask for voltage and timing is shown in the figure below is applied across all CA pins. The receiver mask (Rx Mask) defines the area that the input signal must not encroach in order for the DRAM input receiver to be expected to be able to successfully capture a valid input signal; it is not the valid data-eye.




Figure 26. CA Receiver (Rx) mask




Figure 27. Across pin  $V_{REFCA}$  voltage variation

$V_{cent\_CA}(\text{pin avg})$  is defined as the midpoint between the largest  $V_{cent\_CA}$  voltage level and the smallest  $V_{cent\_CA}$  voltage level across all CA and CS pins for a given DRAM component. Each CA  $V_{cent}$  level is defined by the center, i.e. widest opening, of the cumulative data input eye as depicted in Figure 27. This clarifies that any DRAM component level variation must be accounted for within the DRAM CA Rx mask. The component level  $V_{ref}$  will be set by the system to account for  $R_{on}$  and ODT settings.




Figure 28. CA Timings at the DRAM pins

All of the timing terms in Figure 28. are measured from the CK\_t/CK\_c to the center(midpoint) of the TcIVW window taken at the VcIVW\_total voltage levels centered around Vcent\_CA(pin mid).




Figure 29. CA TcIPW and SRIN\_cIVW definition (for each input pulse)

**NOTE :**

1)  $SRIN\_cIVW = VcIVW\_Total / (tr \text{ or } tf)$ , signal must be monotonic within tr and tf range.






Figure 30. CA VIH\_L\_AC definition (for each input pulse)

[Table 64] DRAM CMD/ADR, CS

| Symbol    | Parameter                         | DQ-1333 <sup>A)</sup> |     | DQ-1600                |      |                           |     | DQ-1866 |     | DQ-3200 |     | DQ-3733 |     | DQ-4266 |     | Unit | NOTE  |
|-----------|-----------------------------------|-----------------------|-----|------------------------|------|---------------------------|-----|---------|-----|---------|-----|---------|-----|---------|-----|------|-------|
|           |                                   |                       |     | Clock SE <sup>8)</sup> |      | Clock Diff. <sup>9)</sup> |     |         |     |         |     |         |     |         |     |      |       |
|           |                                   | min                   | max | min                    | max  | min                       | max | min     | max | min     | max | min     | max |         |     |      |       |
| VcIVW     | Rx Mask voltage - p-p             | -                     | 175 | -                      | 220  | -                         | 175 | -       | 175 | -       | 155 | -       | 150 | -       | 145 | mV   | 1,2,3 |
| TcIVW     | Rx timing window                  | -                     | 0.3 | -                      | 0.35 | -                         | 0.3 | -       | 0.3 | -       | 0.3 | -       | 0.3 | -       | 0.3 | UI*  | 1,2,3 |
| VIHL_AC   | CA AC input pulse amplitude pk-pk | 210                   | -   | 210                    | -    | 210                       | -   | 210     | -   | 190     | -   | 180     | -   | 180     | -   | mV   | 4,7   |
| TcIPW     | CA input pulse width              | 0.55                  | -   | 0.55                   | -    | 055                       | -   | 0.55    | -   | 0.6     | -   | 0.6     | -   | 0.6     | -   | UI*  | 5     |
| SRIN_cIVW | Input Slew Rate over VcIVW        | 1                     | 7   | 1                      | 7    | 1                         | 7   | 1       | 7   | 1       | 7   | 1       | 7   | 1       | 7   | V/ns | 6     |

\* UI=tCK(avg)min

**NOTE :**

- 1) CA Rx mask voltage and timing parameters at the pin including voltage and temperature drift.
- 2) Rx mask voltage VcIVW total(max) must be centered around Vcent\_CA (pin\_mid).
- 3) Vcent\_CA must be within the adjustment range of the CA internal Vref.
- 4) CA only input pulse signal amplitude into the receiver must meet or exceed VIH\_L\_AC at any point over the total UI. No timing requirement above level. VIH\_L\_AC is the peak to peak voltage centered around Vcent\_CA(pin\_mid) such that VIH\_L\_AC/2 min must be met both above and below Vcent\_CA.
- 5) CA only minimum input pulse width defined at the Vcent\_CA (pin\_mid).
- 6) Input slew rate over VcIVW Mask centered at Vcent\_CA (pin\_mid).
- 7) VIH\_L\_AC does not have to be met when no transitions are occurring.
- 8) MR51 OP[3] = 1B: Single ended Clock, Only CK\_t.
- 9) MR51 OP[3] = 0B: Differential Clock (Default), CK\_t/CK\_c.

A) The following Rx voltage and absolute timing requirements apply for DQ operating frequencies at or below 1333 for all speed bins. For example the TcIVW(ps) = 450ps at or below 1333 operating frequencies.



## 13.6 DRAM Data Timing




Figure 31. Read data timing definitions  $t_{QH}$  and  $t_{DQSQ}$  across on DQ signals per DQS group

SAMSUNG

[gary.pang@avp-electronics.com](mailto:gary.pang@avp-electronics.com)




Figure 32. Read data timing  $t_{QW}$  valid window defined per DQ signal

[Table 65] Read output timings

| Parameter                                                           | Symbol                    | LPDDR4X-1600/1866                                    |      | LPDDR4X-2133/2400                                    |      | LPDDR4X-3200                                         |      | LPDDR4X-3733                                         |      | LPDDR4X-4266                                         |      | Units                | Notes |
|---------------------------------------------------------------------|---------------------------|------------------------------------------------------|------|------------------------------------------------------|------|------------------------------------------------------|------|------------------------------------------------------|------|------------------------------------------------------|------|----------------------|-------|
|                                                                     |                           | Min                                                  | Max  | Min                                                  | Max  | Min                                                  | Max  | Min                                                  | Max  | Min                                                  | Max  |                      |       |
| Data Timing                                                         |                           |                                                      |      |                                                      |      |                                                      |      |                                                      |      |                                                      |      |                      |       |
| DQS_t, DQS_c to DQ Skew total, per group, per access (DBI-Disabled) | t <sub>DQSQ</sub>         | -                                                    | 0.18 | -                                                    | 0.18 | -                                                    | 0.18 | -                                                    | 0.18 | -                                                    | 0.18 | UI                   |       |
| DQ output hold time total from DQS_t, DQS_c (DBI-Disabled)          | t <sub>QH</sub>           | min(t <sub>QS<sub>H</sub></sub> , t <sub>QSL</sub> ) | -    | min(t <sub>QS<sub>H</sub></sub> , t <sub>QSL</sub> ) | -    | min(t <sub>QS<sub>H</sub></sub> , t <sub>QSL</sub> ) | -    | min(t <sub>QS<sub>H</sub></sub> , t <sub>QSL</sub> ) | -    | min(t <sub>QS<sub>H</sub></sub> , t <sub>QSL</sub> ) | -    | UI                   |       |
| DQ output window time total, per pin (DBI-Disabled)                 | t <sub>QW_total</sub>     | 0.75                                                 | -    | 0.73                                                 | -    | 0.7                                                  | -    | 0.7                                                  | -    | 0.7                                                  | -    | UI                   | 3     |
| DQ output window time deterministic, per pin (DBI-Disabled)         | t <sub>QW_dj</sub>        | -                                                    | TBD  | -                                                    | TBD  | -                                                    | TBD  | -                                                    | TBD  | -                                                    | TBD  | UI                   | 2,3   |
| DQS_t, DQS_c to DQ Skew total, per group, per access (DBI-Enabled)  | t <sub>DQSQ_DBI</sub>     | -                                                    | 0.18 | -                                                    | 0.18 | -                                                    | 0.18 | -                                                    | 0.18 | -                                                    | 0.18 | UI                   |       |
| DQ output hold time total from DQS_t, DQS_c (DBI-Enabled)           | t <sub>QH_DBI</sub>       | min(t <sub>QSH_DBI</sub> , t <sub>QSL_DBI</sub> )    | -    | min(t <sub>QSH_DBI</sub> , t <sub>QSL_DBI</sub> )    | -    | min(t <sub>QSH_DBI</sub> , t <sub>QSL_DBI</sub> )    | -    | min(t <sub>QSH_DBI</sub> , t <sub>QSL_DBI</sub> )    | -    | min(t <sub>QSH_DBI</sub> , t <sub>QSL_DBI</sub> )    | -    | UI                   |       |
| DQ output window time total, per pin (DBI-Enabled)                  | t <sub>QW_total_DBI</sub> | 0.75                                                 | -    | 0.73                                                 | -    | 0.7                                                  | -    | 0.7                                                  | -    | 0.7                                                  | -    | UI                   | 3     |
| Data Strobe Timing                                                  |                           |                                                      |      |                                                      |      |                                                      |      |                                                      |      |                                                      |      |                      |       |
| DQS_t, DQS_c differential output low time (DBI-Disabled)            | t <sub>QSL</sub>          | t <sub>CL(abs)</sub> -0.05                           | -    | t <sub>CL(abs)</sub> -0.05                           | -    | t <sub>CL(abs)</sub> -0.05                           | -    | t <sub>CL(abs)</sub> -0.05                           | -    | t <sub>CL(abs)</sub> -0.05                           | -    | t <sub>CK(avg)</sub> | 3,4   |
| DQS_t, DQS_c differential output high time (DBI-Disabled)           | t <sub>QSH</sub>          | t <sub>CH(abs)</sub> -0.05                           | -    | t <sub>CH(abs)</sub> -0.05                           | -    | t <sub>CH(abs)</sub> -0.05                           | -    | t <sub>CH(abs)</sub> -0.05                           | -    | t <sub>CH(abs)</sub> -0.05                           | -    | t <sub>CK(avg)</sub> | 3,5   |
| DQS_t, DQS_c differential output low time (DBI-Enabled)             | t <sub>QSL_DBI</sub>      | t <sub>CL(abs)</sub> -0.045                          | -    | t <sub>CL(abs)</sub> -0.045                          | -    | t <sub>CL(abs)</sub> -0.045                          | -    | t <sub>CL(abs)</sub> -0.045                          | -    | t <sub>CL(abs)</sub> -0.045                          | -    | t <sub>CK(avg)</sub> | 4,6   |
| DQS_t, DQS_c differential output high time (DBI-Enabled)            | t <sub>QSH_DBI</sub>      | t <sub>CH(abs)</sub> -0.045                          | -    | t <sub>CH(abs)</sub> -0.045                          | -    | t <sub>CH(abs)</sub> -0.045                          | -    | t <sub>CH(abs)</sub> -0.045                          | -    | t <sub>CH(abs)</sub> -0.045                          | -    | t <sub>CK(avg)</sub> | 5,6   |

\*Unit UI = t<sub>CK(avg)</sub>/min/2**NOTE :**

- 1) The deterministic component of the total timing. Measurement method tbd.
- 2) This parameter will be characterized and guaranteed by design.
- 3) This parameter is function of input clock jitter. These values assume the min t<sub>CH(ABS)</sub> and t<sub>CL(ABS)</sub>. When the input clock jitter min t<sub>CH(ABS)</sub> and t<sub>CL(ABS)</sub> is 0.44 or greater of t<sub>CK(avg)</sub> the min value of t<sub>QSL</sub> will be t<sub>CL(ABS)</sub>-0.04 and t<sub>QSH</sub> will be t<sub>CH(ABS)</sub>-0.04.
- 4) t<sub>QSL</sub> describes the instantaneous differential output low pulse width on DQS<sub>t</sub> - DQS<sub>c</sub>, as it measured the next rising edge from an arbitrary falling edge.
- 5) t<sub>QSH</sub> describes the instantaneous differential output high pulse width on DQS<sub>t</sub> - DQS<sub>c</sub>, as it measured the next rising edge from an arbitrary falling edge.
- 6) This parameter is function of input clock jitter. These values assume the min t<sub>CH(ABS)</sub> and t<sub>CL(ABS)</sub>. When the input clock jitter min t<sub>CH(ABS)</sub> and t<sub>CL(ABS)</sub> is 0.44 or greater of t<sub>CK(avg)</sub> the min value of t<sub>QSL</sub> will be t<sub>CL(ABS)</sub>-0.04 and t<sub>QSH</sub> will be t<sub>CH(ABS)</sub>-0.04.

## 13.7 DQ Rx Voltage And Timing

The DQ input receiver mask for voltage and timing is shown Figure 33. is applied per pin. The “total” mask ( $V_{dIVW\_total}$ ,  $T_{dIVW\_total}$ ) defines the area the input signal must not encroach in order for the DQ input receiver to successfully capture an input signal with a BER of lower than tbd. The mask is a receiver property and it is not the valid data-eye.




Figure 33. DQ Receiver (Rx) mask




Figure 34. Across pin  $V_{REFDQ}$  voltage variation

$V_{cent\_DQ(pin\ mid)}$  is defined as the midpoint between the largest  $V_{cent\_DQ}$  voltage level and the smallest  $V_{cent\_DQ}$  voltage level across all DQ pins for a given DRAM component. Each DQ  $V_{cent}$  is defined by the center, i.e., widest opening, of the cumulative data input eye as depicted in Figure 34. This clarifies that any DRAM component level variation must be accounted for within the DRAM Rx mask. The component level  $V_{ref}$  will be set by the system to account for  $R_{on}$  and ODT settings.




Figure 35. DQ to DQS  $t_{DQS2DQ}$  &  $t_{DQDQ}$  Timings at the DRAM pins referenced from the internal latch

**NOTE :**

- 1)  $t_{DQS2DQ}$  is measured at the center(midpoint) of the TdI/VW window.
- 2) DQz represents the max  $t_{DQS2DQ}$  in this example.
- 3) DQy represents the min  $t_{DQS2DQ}$  in this example.




Figure 36. DQ TdIPW and SRIN\_dIVW definition (for each input pulse)

NOTE :

1)  $SRIN\_dIVW = VdIVW\_Total / (tr \text{ or } tf)$ , signal must be monotonic within tr and tf range.




Figure 37. DQ VIH\_L\_AC definition (for each input pulse)

SAMSUNG

gary.pang@avp-electronics.com

[Table 66] DRAM DQs In Receive Mode;

| Symbol                        | Parameter                                               | 1600 <sup>A)</sup>     |      |                          |      | 1866/2133/<br>2400 |      | 3200 |      | 3733 |      | 4266 |      | Unit        | NOTE     |
|-------------------------------|---------------------------------------------------------|------------------------|------|--------------------------|------|--------------------|------|------|------|------|------|------|------|-------------|----------|
|                               |                                                         | WDQS SE <sup>17)</sup> |      | WDQS Diff <sup>18)</sup> |      |                    |      |      |      |      |      |      |      |             |          |
|                               |                                                         | min                    | max  | min                      | max  | min                | max  | min  | max  | min  | max  | min  | max  |             |          |
| VdIVW_total                   | Rx Mask voltage - p-p total                             | -                      | 180  | -                        | 140  | -                  | 140  | -    | 140  | -    | 130  | -    | 120  | mV          | 1,2,3,4  |
| TdIVW_total                   | Rx timing window total (At VdIVW voltage levels)        | -                      | 0.35 | -                        | 0.22 | -                  | 0.22 | -    | 0.25 | -    | 0.25 | -    | 0.25 | UI*         | 1,2,4    |
| TdIVW_1bit                    | Rx timing window 1 bit toggle (At VdIVW voltage levels) | -                      | TBD  | -                        | TBD  | -                  | TBD  | -    | TBD  | -    | TBD  | -    | TBD  | UI*         | 1,2,4,12 |
| VIHL_AC                       | DQ AC input pulse amplitude pk-pk                       | 180                    | -    | 180                      | -    | 180                | -    | 180  | -    | 180  | -    | 170  | -    | mV          | 5,13     |
| TdIPW DQ                      | Input pulse width (At Vcent_DQ)                         | 0.45                   | -    | 0.45                     | -    | 0.45               | -    | 0.45 | -    | 0.45 | -    | 0.45 | -    | UI*         | 6        |
| t <sub>DQS2DQ</sub>           | DQ to DQS offset                                        | 250                    | 700  | 250                      | 700  | 250                | 700  | 250  | 700  | 250  | 700  | 250  | 700  | ps          | 7        |
| t <sub>DQ2DQ</sub>            | DQ to DQ offset                                         | -                      | 30   | -                        | 30   | -                  | 30   | -    | 30   | -    | 30   | -    | 30   | ps          | 8        |
| t <sub>DQS2DQ_temp</sub>      | DQ to DQS offset temperature variation                  | -                      | 0.4  | -                        | 0.4  | -                  | 0.4  | -    | 0.4  | -    | 0.4  | -    | 0.4  | ps/°C       | 9        |
| t <sub>DQS2DQ_volt</sub>      | DQ to DQS offset voltage variation                      | -                      | 25   | -                        | 25   | -                  | 25   | -    | 25   | -    | 25   | -    | 25   | ps/<br>50mV | 10       |
| SRIN_dIVW                     | Input Slew Rate over VdIVW_total                        | 1                      | 7    | 1                        | 7    | 1                  | 7    | 1    | 7    | 1    | 7    | 1    | 7    | V/ns        | 11       |
| t <sub>DQS2DQ_rank2rank</sub> | DQ to DQS offset rank to rank variation                 | -                      | 200  | -                        | 200  | -                  | 200  | -    | 200  | -    | 200  | -    | 200  | ps          | 14,15,16 |

\* UI=tck(avg)/min/2

## NOTE :

- 1) Data Rx mask voltage and timing parameters are applied per pin and includes the DRAM DQ to DQS voltage AC noise impact for frequencies >20MHz and max voltage of 45mV pk-pk from DC-20MHz at a fixed temperature on the package. The voltage supply noise must comply to the component Min-Max DC operating conditions.
- 2) The design specification is a BER <td. The BER will be characterized and extrapolated if necessary using a dual dirac method.
- 3) Rx mask voltage VdIVW total(max) must be centered around Vcent\_DQ(pin\_mid).
- 4) Vcent\_DQ must be within the adjustment range of the DQ internal Vref.
- 5) DQ only input pulse amplitude into the receiver must meet or exceed VIHL AC at any point over the total UI. No timing requirement above level. VIHL AC is the peak to peak voltage centered around Vcent\_DQ(pin\_mid) such that VIHL\_AC/2 min must be met both above and below Vcent\_DQ.
- 6) DQ only minimum input pulse width defined at the Vcent\_DQ(pin\_mid).
- 7) DQ to DQS offset is within byte from DRAM pin to DRAM internal latch. Includes all DRAM process, voltage and temperature variation.
- 8) DQ to DQ offset defined within byte from DRAM pin to DRAM internal latch for a given component.
- 9) TDQS2DQ max delay variation as a function of temperature.
- 10) TDQS2DQ max delay variation as a function of the DC voltage variation for VDDQ and VDD2. It includes the VDDQ and VDD2 AC noise impact for frequencies > 20MHz and max voltage of 45mV pk-pk from DC-20MHz at a fixed temperature on the package.
- 11) Input slew rate over VdIVW Mask centered at Vcent\_DQ(pin\_mid).
- 12) Rx mask defined for a one pin toggling with other DQ signals in a steady state.
- 13) VIHL\_AC does not have to be met when no transitions are occurring.
- 14) The same voltage and temperature are applied to t<sub>DQS2DQ\_rank2rank</sub>.
- 15) t<sub>DQS2DQ\_rank2rank</sub> parameter is applied to multi-ranks per byte lane within a package consisting of the same design dies.
- 16) t<sub>DQS2DQ\_rank2rank</sub> support was added to JESD209-4B, some older devices designed to support JESD209-4 and JESD209-4A may not support this parameter. Refer to vendor datasheet.
- 17) MR51 OP[2]=1B : Single ended Write DQS.
- 18) MR51 OP[2]=0B : Differential Write DQS.

A) The Rx voltage and absolute timing requirements apply for all DQ operating frequencies at or below 1600 for all speed bins. For example TdIVW\_total(ps) = 137.5ps at or below 1600 operating frequencies.