

# **N-Channel 60V MOSFET**

## E060N8P5CL1

V <sub>DS</sub> (V)	$R_{DS(on),max}$ (m $\Omega$ )	I <sub>D</sub> (A)
60V	8.5@ V <sub>GS</sub> = 10V	64


## **Features**

- Low R<sub>DS(on)</sub> trench technology
- Low thermal impedance
- Fast switching speed
- 100% avalanche tested

# **Applications**

- DC/DC conversion
- Power switch
- PD charger
- Moto driver

#### **TO252**





# **Package And Ordering Information**

Ordering code	Package	Marking
E060N8P5CL1	TO252	E060N8P5CL1

**Ordering Information** 

Package	Units/ Reel	Reels/ Inner Box	Units/ Inner Box
TO252	2500	2	5000



**Key Performance Parameters** 

Parameter	Value	Unit
VDS, min @ Tj(max)	60	V
ID, pulse	256	А
RDS(ON), max @ VGS=10V	8.5	mΩ
Qg	12	nC

Absolute Maximum Ratings at Tj=25°C Unless Otherwise Noted

Parameter		Symbol	Limit	Unit
Drain-source voltage	V <sub>DS</sub>	60		
Gate-source voltage	$V_{GS}$	±20	V	
	T <sub>C</sub> =25°C	_	64	
Continuous drain current	T <sub>C</sub> =100°C	- I <sub>D</sub>	-	
Pulsed drain current	I <sub>D,pulse</sub>	256	А	
Avalanche energy, single pulse	E <sub>AS</sub>	80	mJ	
Dower discipation	T <sub>C</sub> =25°C		63	
Power dissipation	T <sub>A</sub> =25°C	$P_{D}$	-	W
Operating junction and storage temperature range	TJ, T <sub>stg</sub>	-55 to 150	°C	

## **Thermal Characteristics**

Parameter		Symbol	Max.	Uni t
Thermal resistance, junction-to-case	Steady state	Rejc	2	
Thermal resistance, junction-to-ambient	Steady state	Reja	62	°C/W

Electrical Characteristics at Tj=25°C unless otherwise specified


Parameter	Symbol	Min.	Тур.	Max.	Unit	Test conditions	
Static							
Drain to source breakdown voltage	V <sub>(BR)DSS</sub>	60			V	V <sub>GS</sub> = 0, I <sub>D</sub> = 250 μA	
Gate-source threshold voltage	V <sub>G</sub> s(th)	1.0		2.5	V	$V_{DS} = V_{GS}, I_D = 250 \mu A$	
Gate-body leakage	I <sub>GSS</sub>			±100	nA	V <sub>DS</sub> = 0 V, V <sub>GS</sub> = ±20 V	
Zero gate voltage drain current	I <sub>DSS</sub>			1	μΑ	V <sub>DS</sub> = 60 V, V <sub>GS</sub> = 0 V	
Drain-source on-resistance	Ros(on)		7.5	8.5	mΩ	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 12 A	
Drain-source on-resistance	Ros(on)		9.7	11	mΩ	V <sub>GS</sub> = 4.5 V, I <sub>D</sub> = 9 A	

V1.0 2 / 8



			1				
Forward transconductance	gfs		-		S	$V_{DS} = 5 \text{ V}, I_{D} = 20 \text{ A}$	
Gate resistance	Rg		3.5		Ω	f=1MHz	
Gate Charge							
Total gate charge	Qg		12				
Gate-source charge	Qgs		3		nC	$V_{DS} = 30 \text{ V}, I_D = 20 \text{ A}, V_{GS} = 10 \text{ V}$	
Gate-drain charge	Qgd		2.2				
		[	Dynamic	;			
Turn-on delay time	t <sub>d(on)</sub>		15				
Rise time	t <sub>r</sub>		3			V <sub>DS</sub> = 30 V, I <sub>D</sub> =25 A, V <sub>GS</sub> = 10 V,	
Turn-off delay time	$t_{d(off)}$		28.2		ns	R <sub>GEN</sub> = 2 Ω	
Fall time	t <sub>f</sub>		3.1				
Input capacitance	C <sub>iss</sub>		968				
Output capacitance	C <sub>oss</sub>		277		pF	V <sub>DS</sub> =30 V, V <sub>GS</sub> = 0 V, f = 100kHz	
Reverse transfer capacitance	C <sub>rss</sub>		13.2				
Body Diode							
Diode forward voltage	V <sub>SD</sub>			1.3	V	V <sub>GS</sub> = 0 V, I <sub>F</sub> = 20 A	
Reverse recovery time	t <sub>rr</sub>		36.2		ns	V <sub>R</sub> = 30 V, I <sub>S</sub> =25 A, di/dt = 100	
Reverse recovery charge	Qrr		18.6		nC	A/µs	

# **Electrical Characteristics Diagrams**








Figure 3. Typ. capacitances




Figure 4. Typ. gate charge




Figure 5. Drain-source breakdown voltage




Figure 6. Drain-source on-state resistance




Figure 7. Threshold voltage




Figure 8. Forward characteristic of body diode






Figure 9. Drain-source on-state resistance




Figure 10. Drain current




Figure 11. Safe operation area T<sub>C</sub>=25 ℃




Figure 12. Max. transient thermal impedance



## Test circuits and waveforms




Figure 1. Gate charge test circuit & waveform




Figure 2. Switching time test circuit & waveforms




Figure 3. Unclamped inductive switching (UIS) test circuit & waveforms





Figure 4. Diode reverse recovery test circuit & waveforms

V1.0 6 / 8



# **Package Outline Dimensions**



SYMBOL	MILLIMETER					
21MBOL	MIN	MAX				
A	7.050	7. 100	7. 150			
A1	0.960	1.010	1.060			
A2	2. 250	2. 300	2. 350			
А3	0.000	0.050	0. 100			
b		0. 760REF.				
b1		1. 000REF.				
С	0. 508REF.					
c1	0. 508REF.					
D	6. 550	6. 650				
D1	5. 220	5. 220 5. 320				
Е	0. 950 1. 000		1.050			
E1	9. 700	9. 700 9. 900				
E2	6.050 6.100 6.150					
е	2. 286BSC					
e1	4. 572REF.					
L	2.650	2. 950				
L1	0.700	0.800	0. 900			
0 1	7° REF.					
R	0. 250REF.					



### Legal Disclaimer

The information given in this document shall be for illustrative purposes only and shall in no event be regarded as a guarantee of conditions or characteristics. Existar Technologies reserves the right to change any information herein. With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Existar Technologies or its affiliates hereby make no representation or warranty of any kind, expressed or implied, as to any information provided hereunder, including without limitation as to the accuracy, completeness or non-infringement of intellectual property rights of any third party, and they assume no liability for the consequences of use of such information. In addition, any information given in this document is subject to customer's compliance with its obligations stated herein and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Existar Technologies in customer's applications. The information contained herein is exclusively intended for technically trained staff. No license is granted by implication under any patent right, copyright, mask work right, or other intellectual property right. It is customer's sole responsibility to evaluate the suitability of the product for the intended application and the completeness of the product information given herein with respect to such application. In no event shall Existar Technologies or its affiliates be liable to any party for any direct, indirect, special, punitive, incidental or consequential damages of any nature whatsoever, including but not limited to loss of profits and loss of goodwill, whether or not such damages are based on tort or negligence, warranty, breach of contract or any other legal theory.