

### • General Description

The AGM420MA combines advanced trench MOSFET technology with a low resistance package to provide extremely low  $R_{DS(ON)}$ .

This device is ideal for load switch and battery protection applications.

### • Features

- Advance high cell density Trench technology
- Low  $R_{DS(ON)}$  to minimize conductive loss
- Low Gate Charge for fast switching
- Low Thermal resistance
- 100% Avalanche tested
- 100% DVDS tested


### • Application

- MB/VGA Vcore
- SMPS 2<sup>nd</sup> Synchronous Rectifier
- POL application
- BLDC Motor driver

### Product Summary

BVDSS	RDS(ON)	ID
40V	18mΩ	23A
-40V	26mΩ	-22A

### PDFN5\*6 Pin Configuration



### Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
AGM420MA	AGM420MA	PDFN5*6	330mm	12mm	3000

**Table 1. Absolute Maximum Ratings (TA=25°C)**

Symbol	Parameter	Rating		Units
		N-Ch	P-Ch	
$V_{DS}$	Drain-Source Voltage ( $V_{GS}=0V$ )	40	-40	V
$V_{GS}$	Gate-Source Voltage ( $V_{DS}=0V$ )	±20	±20	V
$I_D$	Drain Current-Continuous( $T_c=25^\circ C$ ) (Note 1)	23	-22	A
	Drain Current-Continuous( $T_c=100^\circ C$ )	18	-13.8	A
IDM (pluse)	Drain Current-Pulsed (Note 2)	92	-88	A
$P_D$	Total Power Dissipation( $T_c=25^\circ C$ )	25	25	W
	Total Power Dissipation( $T_A=100^\circ C$ )	10	10	W
EAS	Avalanche energy (Note 3)	42	64	mJ
TJ, TSTG	Operating Junction and Storage Temperature Range	-55 To 150	-55 To 150	°C

**Table 2. Thermal Characteristic**

Symbol	Parameter	Typ	Max	Unit
$R_{\theta JA}$	Thermal Resistance Junction-ambient (Steady State) <sup>1</sup>	---	62	°C/W
$R_{\theta JC}$	Thermal Resistance Junction-Case <sup>1</sup>	---	5	°C/W

**Table 3. N- Channel Electrical Characteristics (T<sub>J</sub>=25°C unless otherwise noted)**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b>On/Off States</b>						
BVDSS	Drain-Source Breakdown Voltage	VGS=0V ID=250μA	40	--	--	V
IDSS	Zero Gate Voltage Drain Current	VDS=40V, VGS=0V	--	--	1	μA
IGSS	Gate-Body Leakage Current	VGS=±20V, VDS=0V	--	--	±100	nA
VGS(th)	Gate Threshold Voltage	VDS=VGS, ID=250μA	1.2	1.7	2.2	V
gFS	Forward Transconductance	VDS=5V, ID=10A	--	9	--	S
RDS(on)	Drain-Source On-State Resistance	VGS=10V, ID=15A	--	18	23	mΩ
		VGS=4.5V, ID=10A	--	25	36	mΩ
<b>Dynamic Characteristics</b>						
Ciss	Input Capacitance	VDS=20V, VGS=0V, F=1MHZ	970	1130	1230	pF
Coss	Output Capacitance		95	100	120	pF
Crss	Reverse Transfer Capacitance		80	90	105	pF
Rg	Gate resistance	VGS=0V, VDS=0V, f=1.0MHz	--	2.2	--	Ω
<b>Switching Times</b>						
td(on)	Turn-on Delay Time	VGS=10V, VDS=20V, ID=20A, RGEN=3Ω	--	--	--	nS
tr	Turn-on Rise Time		--	44.5	--	nS
td(off)	Turn-Off Delay Time		--	19	--	nS
tf	Turn-Off Fall Time		--	9.2	--	nS
Qg	Total Gate Charge	VGS=10V, VDS=20V, ID=20A	--	20.5	--	nC
Qgs	Gate-Source Charge		--	4.9	--	nC
Qgd	Gate-Drain Charge		--	4.1	--	nC
<b>Source-Drain Diode Characteristics</b>						
ISD	Source-Drain Current(Body Diode)		--	--	23	A
VSD	Forward on Voltage	VGS=0V, IS=20A	--	0.9	1.2	V
trr	Reverse Recovery Time	IF=20A , di/dt=100A/μs , TJ=25°C	--	6.8	--	ns
Qrr	Reverse Recovery Charge		--	1.6	--	nc

Notes 1.The maximum current rating is package limited.

Notes 2.Repetitive Rating: Pulse width limited by maximum junction temperature

Notes 3.EAS condition: T<sub>J</sub>=25°C, VDD=25V, Vgs=10V, ID=13A, L=0.5mH, RG=25ohm

**Table 3. P-Channel Electrical Characteristics (T<sub>J</sub>=25°C unless otherwise noted)**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b>On/Off States</b>						
BVDSS	Drain-Source Breakdown Voltage	VGS=0V ID=-250μA	-40	--	--	V
IDSS	Zero Gate Voltage Drain Current	VDS=-40V, VGS=0V	--	--	-1	μA
IGSS	Gate-Body Leakage Current	VGS=±20V, VDS=0V	--	--	±100	nA
VGS(th)	Gate Threshold Voltage	VDS=VGS, ID=-250μA	-1.2	-1.7	-2.2	V
gFS	Forward Transconductance	VDS=-5V, ID=-10A	--	15	--	S
RDS(on)	Drain-Source On-State Resistance	VGS=-10V, ID=-15A	--	26	34	mΩ
		VGS=-4.5V, ID=-10A	--	34	46	mΩ
<b>Dynamic Characteristics</b>						
Ciss	Input Capacitance	VDS=-20V, VGS=0V, F=1MHZ	--	1112	--	pF
Coss	Output Capacitance		--	135	--	pF
Crss	Reverse Transfer Capacitance		--	95	--	pF
Rg	Gate resistance	VGS=0V, VDS=0V, f=1.0MHz	--	--	--	Ω
<b>Switching Times</b>						
td(on)	Turn-on Delay Time	VGS=-10V, VDS=-20V, ID=-10A, RGEN=6.8Ω	--	13	--	nS
tr	Turn-on Rise Time		--	18	--	nS
td(off)	Turn-Off Delay Time		--	36	--	nS
tf	Turn-Off Fall Time		--	25	--	nS
Qg	Total Gate Charge	VGS=-10V, VDS=-20V, ID=-10A	--	27	--	nC
Qgs	Gate-Source Charge		--	7.3	--	nC
Qgd	Gate-Drain Charge		--	5.6	--	nC
<b>Source-Drain Diode Characteristics</b>						
ISD	Source-Drain Current(Body Diode)		--	--	-22	A
VSD	Forward on Voltage	VGS=0V, IS=-15A	--	-0.89	-1.2	V
trr	Reverse Recovery Time	IF=-15A , dI/dt=100A/μs , TJ=25°C	--	34	--	ns
Qrr	Reverse Recovery Charge		--	30	--	nc

Notes 1. The maximum current rating is package limited.

Notes 2. Repetitive Rating: Pulse width limited by maximum junction temperature

Notes 3. EAS condition: T<sub>J</sub>=25°C, VDD=-25V, Vgs=-10V, ID=-16A, L=0.5mH, RG=25ohm

## P-Channel Typical Characteristics

### Typical Characteristics




Fig1. Typical Output Characteristics




Fig2.  $-V_{GS(TH)}$  Gate -Source Voltage Vs.  $T_j$




Fig3. Typical Transfer Characteristics




Fig4. Normalized On-Resistance Vs.  $T_j$




Fig5. Typical Source-Drain Diode Forward Voltage






Fig6. Maximum Safe Operating Area


### Typical Characteristics




**Fig1.** Typical Output Characteristics




**Fig2.** Normalized Threshold Voltage Vs. Temperature




**Fig3.** Typical Transfer Characteristics



**Fig4.** Normalized On-Resistance Vs. Temperature




**Fig5.** Typical Source-Drain Diode Forward Voltage




**Fig6.** Maximum Safe Operating Area

## N-Channel Typical Characteristics


### Typical Characteristics




**Fig1.** Typical Output Characteristics




**Fig2.** Normalized Threshold Voltage Vs. Temperature




**Fig3.** Typical Transfer Characteristics



**Fig4.** Normalized On-Resistance Vs. Temperature



**Fig5.** Typical Source-Drain Diode Forward Voltage



**Fig6.** Maximum Safe Operating Area

Typical Characteristics




Fig7. Typical Capacitance Vs. Drain-Source Voltage




Fig8. Typical Gate Charge Vs. Gate-Source




Fig9. Normalized Maximum Transient Thermal Impedance




Fig10. Unclamped Inductive Test Circuit and waveforms





Fig11. Switching Time Test Circuit and waveforms


**•Dimensions (PDFN5\*6)**


SYMBOL	MILLIMETER		
	MIN	Typ.	MAX
A	0.900	1.000	1.100
A1	0.254 REF.		
A2	0 <sup>~</sup> 0.05		
D	4.824	4.900	4.976
D1	1.605	1.705	1.805
D2	0.500	0.600	0.700
D3	4.924	5.000	5.076
E	5.924	6.000	6.076
E1	3.375	3.475	3.575
E2	5.674	5.750	5.826
b	0.350	0.400	0.450
e	1.270 TYP.		
L	0.534	0.610	0.686
L1	0.424	0.500	0.576
L2	1.800 REF.		
k	1.190	1.290	1.390
H	0.549	0.625	0.701
$\theta$	8°	10°	12°
$\phi$	1.100	1.200	1.300
d			0.100


Symbols	Millimeters		
	MIN.	NOM.	MAX.
A	0.90	1.05	1.20
b	0.35	0.40	0.50
C	0.20	0.25	0.35
D	4.90	5.05	5.20
D1/D2	1.51	1.61	1.71
d	0.50	0.60	0.70
E	6.00	6.15	6.30
E1	5.60	5.75	5.90
E2	3.47	3.57	3.67
e	1.27 BSC.		
H	0.48	0.58	0.68
K	1.17	1.27	1.37
L	0.64	0.74	0.84
L1/L2	0.20 REF.		
$\theta$	8°	10°	12°
M	0.08 REF.		
N	0	-	0.15
O	0.25 REF.		
P	1.28 REF.		

PDFN5\*6  
Marking Instructions:

Model1:



Model2:



Disclaimer:

The information provided in this document is believed to be accurate and reliable. however, Shenzhen Core Control Electronics Technology Co., Ltd. does not assume any responsibility for the following consequences. Do not consider the use of such information or use beyond its scope.

The information mentioned in this document may be changed at any time without notice.

The products and information provided in this document do not infringe patents. Shenzhen Core Control Electronics Technology Co., Ltd. assumes no responsibility for any infringement of any other rights of third parties. The result of using such products and information.

This document is the fifth version issued on March 10th, 2024. This document replaces all previously provided information.

 It is a registered trademark of Shenzhen Core Control Electronics Technology Co., Ltd.

Copyright © 2017 Shenzhen Core Control Electronics Technology Co., Ltd. all rights reserved.