

### 1. General description

The 74HC165; 74HCT165 are 8-bit serial or parallel-in/serial-out shift registers. The device features a serial data input (DS), eight parallel data inputs (D0 to D7) and two complementary serial outputs (Q7 and Q7). When the parallel load input (PL) is LOW the data from D0 to D7 is loaded into the shift register asynchronously. When PL is HIGH data enters the register serially at DS. When the clock enable input ( $\overline{CE}$ ) is LOW data is shifted on the LOW-to-HIGH transitions of the CP input. A HIGH on  $\overline{CE}$  will disable the CP input. Inputs are overvoltage tolerant to 15 V. This enables the device to be used in HIGH-to-LOW level shifting applications.

## 2. Features and benefits

- Wide supply voltage range from 2.0 to 6.0 V
- CMOS low power dissipation
- High noise immunity
- Latch-up performance exceeds 100 mA per JESD 78 Class II Level B
- Asynchronous 8-bit parallel load
- Synchronous serial input
- Input levels:
  - For 74HC165: CMOS level
  - For 74HCT165: TTL level
  - Complies with JEDEC standards:
  - JESD8C (2.7 V to 3.6 V)
  - JESD7A (2.0 V to 6.0 V)
- ESD protection:
  - HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V
    - CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V
- Multiple package options
- Specified from -40 °C to +85 °C and from -40 °C to +125 °C

### 3. Applications


Parallel-to-serial data conversion




## 4. Ordering information

Type number	Package	Package									
	Temperature range	Name	Description	Version							
<u>74HC165D</u> 74HCT165D	-40 °C to +125 °C	SO16	plastic small outline package; 16 leads; body width 3.9 mm	<u>SOT109-1</u>							
<u>74HC165PW</u> 74HCT165PW	-40 °C to +125 °C	TSSOP16	plastic thin shrink small outline package; 16 leads; body width 4.4 mm	<u>SOT403-1</u>							
<u>74HC165BQ</u> 74HCT165BQ	-40 °C to +125 °C	DHVQFN16	plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 16 terminals; body 2.5 × 3.5 × 0.85 mm	<u>SOT763-1</u>							

## 5. Functional diagram



## 6. Pinning information



### 6.1. Pinning

### 6.2. Pin description

#### Table 2. Pin description

Symbol	Pin	Description
PL	1	asynchronous parallel load input (active LOW)
CP	2	clock input (LOW-to-HIGH edge-triggered)
<u>Q7</u>	7	complementary output from the last stage
GND	8	ground (0 V)
Q7	9	serial output from the last stage
DS	10	serial data input
D0 to D7	11, 12, 13, 14, 3, 4, 5, 6	parallel data inputs (also referred to as Dn)
CE	15	clock enable input (active LOW)
V <sub>CC</sub>	16	positive supply voltage

## 7. Functional description

#### Table 3. Function table


H = HIGH voltage level; h = HIGH voltage level one set-up time prior to the LOW-to-HIGH clock transition;

L = LOW voltage level; I = LOW voltage level one set-up time prior to the LOW-to-HIGH clock transition;

*q* = state of the referenced output one set-up time prior to the LOW-to-HIGH clock transition;

 $X = don't care; \uparrow = LOW-to-HIGH clock transition.$ 

Operating modes	Inputs					Qn reg	isters	Output	ts
	PL	CE	СР	DS	D0 to D7	Q0	Q1 to Q6	Q7	<b>Q7</b>
parallel load	L	Х	Х	Х	L	L	L to L	L	Н
	L	Х	Х	Х	Н	Н	H to H	Н	L
serial shift	Н	L	1	I	Х	L	q0 to q5	q6	<u>q6</u>
	Н	L	1	h	Х	Н	q0 to q5	q6	<u>q6</u>
	Н	1	L	I	Х	L	q0 to q5	q6	<u>q6</u>
	Н	1	L	h	Х	Н	q0 to q5	q6	<u>q6</u>
hold "do nothing"	Н	Н	Х	Х	Х	q0	q1 to q6	q7	q7
	Н	Х	Н	Х	X	q0	q1 to q6	q7	<del>q7</del>



## 8. Limiting values

#### Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V)

Symbol	Parameter	Conditions		Min	Max	Unit
V <sub>CC</sub>	supply voltage			-0.5	+7	V
I <sub>IK</sub>	input clamping current	$V_{I}$ < -0.5 V or $V_{I}$ > $V_{CC}$ + 0.5 V	[1]	-	±20	mA
I <sub>OK</sub>	output clamping current	$V_{\rm O}$ < -0.5 V or $V_{\rm O}$ > $V_{\rm CC}$ + 0.5 V	[1]	-	±20	mA
lo	output current	-0.5 V < V <sub>O</sub> < V <sub>CC</sub> + 0.5 V		-	±25	mA
I <sub>CC</sub>	supply current			-	50	mA
I <sub>GND</sub>	ground current			-50	-	mA
T <sub>stg</sub>	storage temperature			-65	+150	°C
P <sub>tot</sub>	total power dissipation	T <sub>amb</sub> = -40 °C to +125 °C	[2]	-	500	mW

[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

[2] For SOT109-1 (SO16) package:  $P_{tot}$  derates linearly with 12.4 mW/K above 110 °C.

For SOT403-1 (TSSOP16) package:  $\mathsf{P}_{tot}$  derates linearly with 8.5 mW/K above 91 °C.

For SOT763-1 (DHVQFN16) package:  $P_{tot}$  derates linearly with 11.2 mW/K above 106  $^\circ\text{C}.$ 

## 9. Recommended operating conditions

### Table 5. Recommended operating conditions

Voltages are referenced to GND (ground = 0 V)

Symbol	Parameter	Conditions		74HC165	5	-	Unit		
			Min	Тур	Max	Min	Тур	Max	
V <sub>CC</sub>	supply voltage		2.0	5.0	6.0	4.5	5.0	5.5	V
VI	input voltage		0	-	V <sub>CC</sub>	0	-	V <sub>CC</sub>	V
Vo	output voltage		0	-	V <sub>CC</sub>	0	-	V <sub>CC</sub>	V
T <sub>amb</sub>	ambient temperature		-40	-	+125	-40	-	+125	°C
Δt/ΔV	input transition rise and fall rate	V <sub>CC</sub> = 2.0 V	-	-	625	-	-	-	ns/V
		V <sub>CC</sub> = 4.5 V	-	1.67	139	-	1.67	139	ns/V
		V <sub>CC</sub> = 6.0 V	-	-	83	-	-	-	ns/V

### **10. Static characteristics**

### Table 6. Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		25 °C		-40 °C to +85 °C		-40 °C to +125 °C		Unit
			Min	Тур	Мах	Min	Мах	Min	Max	
74HC16	5									
V <sub>IH</sub>	HIGH-level input	V <sub>CC</sub> = 2.0 V	1.5	1.2	-	1.5	-	1.5	-	V
	voltage	V <sub>CC</sub> = 4.5 V	3.15	2.4	-	3.15	-	3.15	-	V
		V <sub>CC</sub> = 6.0 V	4.2	3.2	-	4.2	-	4.2	-	V
V <sub>IL</sub>	LOW-level input	V <sub>CC</sub> = 2.0 V	-	0.8	0.5	-	0.5	-	0.5	V
	voltage	V <sub>CC</sub> = 4.5 V	-	2.1	1.35	-	1.35	-	1.35	V
		V <sub>CC</sub> = 6.0 V	-	2.8	1.8	-	1.8	-	1.8	V

### 8-bit parallel-in/serial out shift register

Symbol	Parameter	Conditions		25 °C			°C to 5 °C		°C to 25 °C	Unit
			Min	Тур	Max	Min	Max	Min	Max	1
V <sub>OH</sub>	HIGH-level	$V_{I} = V_{IH} \text{ or } V_{IL}$								
	output voltage	I <sub>O</sub> = -20 μA; V <sub>CC</sub> = 2.0 V	1.9	2.0	-	1.9	-	1.9	-	V
		I <sub>O</sub> = -20 μA; V <sub>CC</sub> = 4.5 V	4.4	4.5	-	4.4	-	4.4	-	V
		I <sub>O</sub> = -20 μA; V <sub>CC</sub> = 6.0 V	5.9	6.0	-	5.9	-	5.9	-	V
		I <sub>O</sub> = -4.0 mA; V <sub>CC</sub> = 4.5 V	3.98	4.32	-	3.84	-	3.7	-	V
		I <sub>O</sub> = -5.2 mA; V <sub>CC</sub> = 6.0 V	5.48	5.81	-	5.34	-	5.2	-	V
V <sub>OL</sub>	LOW-level	$V_{I} = V_{IH} \text{ or } V_{IL}$								-
	output voltage	I <sub>O</sub> = 20 μA; V <sub>CC</sub> = 2.0 V	-	0	0.1	-	0.1	-	0.1	V
		I <sub>O</sub> = 20 μA; V <sub>CC</sub> = 4.5 V	-	0	0.1	-	0.1	-	0.1	V
		I <sub>O</sub> = 20 μA; V <sub>CC</sub> = 6.0 V	-	0	0.1	-	0.1	-	0.1	V
		I <sub>O</sub> = 4.0 mA; V <sub>CC</sub> = 4.5 V	-	0.15	0.26	-	0.33	-	0.4	V
		I <sub>O</sub> = 5.2 mA; V <sub>CC</sub> = 6.0 V	-	0.16	0.26	-	0.33	-	0.4	V
I <sub>1</sub> input leakage $V_1 = V_{CC}$ or GND; $V_{CC} = 6.0$ V current		-	-	±0.1	-	±1	-	±1	μA	
I <sub>CC</sub>	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 6.0$ V	-	-	8.0	-	80	-	160	μA
CI	input capacitance		-	3.5	-	-	-	-	-	pF
74HCT1	65	1				1	1	1		
V <sub>IH</sub>	HIGH-level input voltage	$V_{CC}$ = 4.5 V to 5.5 V	2.0	1.6	-	2.0	-	2.0	-	V
V <sub>IL</sub>	LOW-level input voltage	$V_{CC}$ = 4.5 V to 5.5 V	-	1.2	0.8	-	0.8	-	0.8	V
V <sub>OH</sub>	HIGH-level	$V_{I} = V_{IH} \text{ or } V_{IL}; V_{CC} = 4.5 \text{ V}$								
	output voltage	I <sub>O</sub> = -20 μA	4.4	4.5	-	4.4	-	4.4	-	V
		I <sub>O</sub> = -4.0 mA	3.98	4.32	-	3.84	-	3.7	-	V
V <sub>OL</sub>	LOW-level	$V_{I} = V_{IH} \text{ or } V_{IL}$								
	output voltage	I <sub>O</sub> = 20 μA; V <sub>CC</sub> = 4.5 V	-	0	0.1	-	0.1	-	0.1	V
		I <sub>O</sub> = 5.2 mA; V <sub>CC</sub> = 6.0 V	-	0.16	0.26	-	0.33	-	0.4	V
l <sub>l</sub>	input leakage current	$V_I = V_{CC}$ or GND; $V_{CC} = 6.0 V$	-	-	±0.1	-	±1	-	±1	μA
I <sub>CC</sub>	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 6.0$ V	-	-	8.0	-	80	-	160	μA
ΔI <sub>CC</sub>	additional supply current	per input pin; V <sub>I</sub> = V <sub>CC</sub> - 2.1 V; other inputs at V <sub>CC</sub> or GND; V <sub>CC</sub> = 4.5 V to 5.5 V								
		Dn and DS inputs	-	35	126	-	157.5	-	171.5	μA
		CP, CE, and PL inputs	-	65	234	-	292.5	-	318.5	μA
CI	input capacitance		-	3.5	-	-	-	-	-	pF

# **11. Dynamic characteristics**

#### Table 7. Dynamic characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V);  $C_L = 50 \text{ pF}$  unless otherwise specified; for test circuit, see Fig. 10

Symbol	Parameter	Conditions		25 °C			°C to 5 °C		°C to 5 °C	Unit
			Min	Тур	Max	Min	Max	Min	Max	
74HC16	5									
t <sub>pd</sub>	propagation	CP or $\overline{CE}$ to Q7, $\overline{Q7}$ ; see <u>Fig. 5</u> [1]								
	delay	V <sub>CC</sub> = 2.0 V	-	52	165	-	205	-	250	ns
		V <sub>CC</sub> = 4.5 V	-	19	33	-	41	-	50	ns
		V <sub>CC</sub> = 6.0 V	-	15	28	-	35	-	43	ns
		V <sub>CC</sub> = 5.0 V; C <sub>L</sub> = 15 pF	-	16	-	-	-	-	-	ns
		PL to Q7, Q7; see <u>Fig. 6</u>								
		V <sub>CC</sub> = 2.0 V	-	50	165	-	205	-	250	ns
		V <sub>CC</sub> = 4.5 V	-	18	33	-	41	-	50	ns
		V <sub>CC</sub> = 6.0 V	-	14	28	-	35	-	43	ns
		V <sub>CC</sub> = 5.0 V; C <sub>L</sub> = 15 pF	-	15	-	-	-	-	-	ns
		D7 to Q7, Q7; see <u>Fig. 7</u>								
		V <sub>CC</sub> = 2.0 V	-	36	120	-	150	-	180	ns
		V <sub>CC</sub> = 4.5 V	-	13	24	-	30	-	36	ns
		V <sub>CC</sub> = 6.0 V	-	10	20	-	26	-	31	ns
		V <sub>CC</sub> = 5.0 V; C <sub>L</sub> = 15 pF	-	11	-	-	-	-	-	ns
t <sub>t</sub>	transition time	Q7, Q7 output; see Fig. 5 [2]								
		V <sub>CC</sub> = 2.0 V	-	19	75	-	95	-	110	ns
		V <sub>CC</sub> = 4.5 V	-	7	15	-	19	-	22	ns
		V <sub>CC</sub> = 6.0 V	-	6	13	-	16	-	19	ns
t <sub>W</sub>	pulse width	CP input HIGH or LOW; see <u>Fig. 5</u>								
		V <sub>CC</sub> = 2.0 V	80	17	-	100	-	120	-	ns
		V <sub>CC</sub> = 4.5 V	16	6	-	20	-	24	-	ns
		V <sub>CC</sub> = 6.0 V	14	5	-	17	-	20	-	ns
		PL input LOW; see <u>Fig. 6</u>								
		V <sub>CC</sub> = 2.0 V	80	14	-	100	-	120	-	ns
		V <sub>CC</sub> = 4.5 V	16	5	-	20	-	24	-	ns
		V <sub>CC</sub> = 6.0 V	14	4	-	17	-	20	-	ns
t <sub>rec</sub>	recovery time	PL to CP, CE; see Fig. 6								
		V <sub>CC</sub> = 2.0 V	100	22	-	125	-	150	-	ns
		V <sub>CC</sub> = 4.5 V	20	8	-	25	-	30	-	ns
		V <sub>CC</sub> = 6.0 V	17	6	-	21	-	26	-	ns

### 8-bit parallel-in/serial out shift register

Symbol	Parameter	Conditions		25 °C			°C to 5 °C		°C to 5 °C	Unit
			Min	Тур	Max	Min	Max	Min	Max	-
t <sub>su</sub>	set-up time	DS to CP, CE; see Fig. 8								
		V <sub>CC</sub> = 2.0 V	80	11	-	100	-	120	-	ns
		V <sub>CC</sub> = 4.5 V	16	4	-	20	-	24	-	ns
		V <sub>CC</sub> = 6.0 V	14	3	-	17	-	20	-	ns
		CE to CP and CP to CE; see Fig. 8								
		V <sub>CC</sub> = 2.0 V	80	17	-	100	-	120	-	ns
		V <sub>CC</sub> = 4.5 V	16	6	-	20	-	24	-	ns
		V <sub>CC</sub> = 6.0 V	14	5	-	17	-	20	-	ns
		Dn to PL; see <u>Fig. 9</u>								
		V <sub>CC</sub> = 2.0 V	80	22	-	100	-	120	-	ns
		V <sub>CC</sub> = 4.5 V	16	8	-	20	-	24	-	ns
		V <sub>CC</sub> = 6.0 V	14	6	-	17	-	20	-	ns
t <sub>h</sub>	hold time	DS to CP, CE and Dn to PL; see <u>Fig. 8</u>								
		V <sub>CC</sub> = 2.0 V	5	2	-	5	-	5	-	ns
		$V_{CC} = 4.5 V$	5	2	-	5	-	5	-	ns
		V <sub>CC</sub> = 6.0 V	5	2	-	5	-	5	-	ns
		CE to CP and CP to CE; see Fig. 8								
		V <sub>CC</sub> = 2.0 V	5	-17	-	5	-	5	-	ns
		V <sub>CC</sub> = 4.5 V	5	-6	-	5	-	5	-	ns
		V <sub>CC</sub> = 6.0 V	5	-5	-	5	-	5	-	ns
f <sub>max</sub>	maximum	CP input; see <u>Fig. 5</u>								
	frequency	V <sub>CC</sub> = 2.0 V	6	17	-	5	-	4	-	MHz
		$V_{CC} = 4.5 V$	30	51	-	24	-	20	-	MHz
		V <sub>CC</sub> = 6.0 V	35	61	-	28	-	24	-	MHz
		V <sub>CC</sub> = 5.0 V; C <sub>L</sub> = 15 pF	-	56	-	-	-	-	-	MHz
C <sub>PD</sub>	power dissipation capacitance	per package; $V_I$ = GND to $V_{CC}$ [3]	-	35	-	-	-	-	-	pF
74HCT1	65				1		1			1
t <sub>pd</sub>	propagation	$\overline{CE}$ , CP to Q7, $\overline{Q7}$ ; see <u>Fig. 5</u> [1]								
	delay	V <sub>CC</sub> = 4.5 V	-	17	34	-	43	-	51	ns
		V <sub>CC</sub> = 5.0 V; C <sub>L</sub> = 15 pF	-	14	-	-	-	-	-	ns
		PL to Q7, Q7; see <u>Fig. 6</u>								
		V <sub>CC</sub> = 4.5 V	-	20	40	-	50	-	60	ns
		V <sub>CC</sub> = 5.0 V; C <sub>L</sub> = 15 pF	-	17	-	-	-	-	-	ns
		D7 to Q7, Q7; see Fig. 7								
		V <sub>CC</sub> = 4.5 V	-	14	28	-	35	-	42	ns
		V <sub>CC</sub> = 5.0 V; C <sub>L</sub> = 15 pF	-	11	-	-	-	-	-	ns

### 8-bit parallel-in/serial out shift register


Symbol	Parameter	Conditions		25 °C			°C to 5 °C		°C to 5 °C	Unit
			Min	Тур	Max	Min	Max	Min	Max	
t <sub>t</sub>	transition time	Q7, $\overline{\text{Q7}}$ output; see <u>Fig. 5</u> [2]								
		V <sub>CC</sub> = 4.5 V	-	7	15	-	19	-	22	ns
t <sub>W</sub>	pulse width	CP input; see <u>Fig. 5</u>								
		V <sub>CC</sub> = 4.5 V	16	6	-	20	-	24	-	ns
		PL input; see <u>Fig. 6</u>								
		V <sub>CC</sub> = 4.5 V	20	9	-	25	-	30	-	ns
t <sub>rec</sub>	recovery time	PL to CP, CE; see Fig. 6								
		V <sub>CC</sub> = 4.5 V	20	8	-	25	-	30	-	ns
t <sub>su</sub>	set-up time	DS to CP, CE; see Fig. 8								
		V <sub>CC</sub> = 4.5 V	20	2	-	25	-	30	-	ns
		CE to CP and CP to CE; see Fig. 8								
		V <sub>CC</sub> = 4.5 V	20	7	-	25	-	30	-	ns
		Dn to PL; see <u>Fig. 9</u>								
		V <sub>CC</sub> = 4.5 V	20	10	-	25	-	30	-	ns
t <sub>h</sub>	hold time	DS to CP, CE and Dn to PL; see Fig. 8								
		V <sub>CC</sub> = 4.5 V	7	-1	-	9	-	11	-	ns
		CE to CP and CP to CE; see Fig. 8								
		V <sub>CC</sub> = 4.5 V	0	-7	-	0	-	0	-	ns
f <sub>max</sub>	maximum	CP input; see <u>Fig. 5</u>								
	frequency	V <sub>CC</sub> = 4.5 V	26	44	-	21	-	17	-	MHz
		V <sub>CC</sub> = 5.0 V; C <sub>L</sub> = 15 pF	-	48	-	-	-	-	-	MHz
C <sub>PD</sub>	power dissipation capacitance	per package; [3] $V_I = GND$ to $V_{CC}$ - 1.5 V	-	35	-	-	-	-	-	pF

 $f_o$  = output frequency in MHz;

 $\Sigma$  (C<sub>L</sub> × V<sub>CC</sub><sup>2</sup> × f<sub>o</sub>) = sum of outputs; C<sub>L</sub> = output load capacitance in pF;

 $V_{CC}$  = supply voltage in V.


### 8-bit parallel-in/serial out shift register



### 11.1. Waveforms and test circuit


74HC\_HCT165

#### 8-bit parallel-in/serial out shift register



туре	Input		Output
	VI	V <sub>M</sub>	V <sub>M</sub>
74HC165	V <sub>CC</sub>	0.5V <sub>CC</sub>	0.5V <sub>CC</sub>
74HCT165	3 V	1.3 V	1.3 V


### 8-bit parallel-in/serial out shift register



#### Table 9. Test data

Туре	Input		Load		S1 position
	VI	t <sub>r</sub> , t <sub>f</sub>	CL	RL	t <sub>PHL</sub> , t <sub>PLH</sub>
74HC165	V <sub>CC</sub>	6 ns	15 pF, 50 pF	1 kΩ	open
74HCT165	3 V	6 ns	15 pF, 50 pF	1 kΩ	open

## 12. Package outline



#### Fig. 11. Package outline SOT109-1 (SO16)

### 8-bit parallel-in/serial out shift register




Fig. 12. Package outline SOT403-1 (TSSOP16)

### 8-bit parallel-in/serial out shift register




Fig. 13. Package outline SOT763-1 (DHVQFN16)

## 13. Abbreviations

Table 10. Abbreviations		
Acronym	Description	
ANSI	American National Standards Institute	
CDM	Charged Device Model	
CMOS	Complementary Metal-Oxide Semiconductor	
DUT	Device Under Test	
ESD	ElectroStatic Discharge	
ESDA	ElectroStatic Discharge Association	
НВМ	Human Body Model	
JEDEC	Joint Electron Device Engineering Council	
TTL	Transistor-Transistor Logic	

# 14. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
74HC_HCT165 v.8	20240530	Product data sheet	-	74HC_HCT165 v.7
Modifications:	<ul> <li>Fig. 11, Fig. 12: Aligned SO and TSSOP package outline drawings to JEDEC MS-012 and MO-153.</li> <li>Section 2: ESD specification updated according to the latest JEDEC standard.</li> </ul>			
74HC_HCT165 v.7	20210901	Product data sheet	-	74HC_HCT165 v.6
Modifications:	<ul> <li><u>Section 2</u> updated.</li> <li>Type numbers 74HC165DB and 74HCT165DB (SOT338-1/SSOP16) removed.</li> </ul>			
74HC_HCT165 v.6	20200423	Product data sheet	-	74HC_HCT165 v.5
Modifications:	• <u>Table 4</u> : De	rating values for P <sub>tot</sub> total	power dissipation	updated.
74HC_HCT165 v.5	20170821	Product data sheet	-	74HC_HCT165 v.4
Modifications:	<ul> <li><u>Table 7</u>: Hold time for 74HC165 has been updated.</li> <li>The format of this data sheet has been redesigned to comply with the identity guidelines of Nexperia.</li> <li>Legal texts have been adapted to the new company name where appropriate.</li> </ul>			
74HC_HCT165 v.4	20151228	Product data sheet	-	74HC_HCT165 v.3
Modifications:	Type number	ers 74HC165N and 74HC	T165N (SOT38-4)	removed.
74HC_HCT165 v.3	20080314	Product data sheet	-	74HC_HCT165_CNV v.2
Modifications:	guidelines o Legal texts Package S0	of this data sheet has been of NXP Semiconductors. have been adapted to the DT763-1 (DHVQFN16) ad added, see <u>Section 10</u>	new company nar	
74HC_HCT165_CNV v.2	December 1990	Product specification	-	-

## 15. Legal information

#### Data sheet status

Document status [1][2]	Product status [3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

 Please consult the most recently issued document before initiating or completing a design.

- [2] The term 'short data sheet' is explained in section "Definitions".
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the internet at <u>https://www.nexperia.com</u>.

#### **Definitions**

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet.

#### **Disclaimers**

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia.

In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia.

**Right to make changes** — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — Nexperia products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Nexperia product can reasonably be expected to result in personal

#### 8-bit parallel-in/serial out shift register

injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Quick reference data** — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at <u>http://www.nexperia.com/profile/terms</u>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Nexperia products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific Nexperia product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. Nexperia accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without Nexperia's warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond Nexperia's specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies Nexperia for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond Nexperia's standard warranty and Nexperia's product specifications.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

#### Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

## Contents

1. General description	1
2. Features and benef	ïts1
3. Applications	
4. Ordering information	on2
5. Functional diagram	2
6. Pinning information	13
6.1. Pinning	
6.2. Pin description	
7. Functional descript	ion4
8. Limiting values	
-	5 rating conditions5
9. Recommended ope	
9. Recommended ope 10. Static characterist	rating conditions5
9. Recommended ope 10. Static characterist 11. Dynamic character	rating conditions5 ics5
<ol> <li>Recommended ope</li> <li>Static characterist</li> <li>Dynamic character</li> <li>Waveforms and te</li> </ol>	rating conditions5 ics5 ristics7
<ol> <li>Recommended ope</li> <li>Static characterist</li> <li>Dynamic character</li> <li>11.1. Waveforms and te</li> <li>Package outline</li> </ol>	rating conditions5 ics5 ristics7 est circuit10
<ol> <li>Recommended ope</li> <li>Static characterist</li> <li>Dynamic character</li> <li>11.1. Waveforms and te</li> <li>Package outline</li> <li>Abbreviations</li> </ol>	rating conditions
<ol> <li>Recommended ope</li> <li>Static characterist</li> <li>Dynamic character</li> <li>11.1. Waveforms and te</li> <li>Package outline</li> <li>Abbreviations</li> <li>Revision history</li> </ol>	rating conditions

© Nexperia B.V. 2024. All rights reserved

For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com Date of release: 30 May 2024