Rev. 1.2, 16-Nov-2023

For technical questions, contact: <u>sensorstechsupport@vishay.com</u> THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT <u>www.vishay.com/doc?91000</u>

ROHS COMPLIANT

HALOGEN

FREE GREEN

(5-2008)

Vishay Semiconductors

A Small Package Proximity Sensor With a VCSEL, Low Idle Current, I²C Interface, and Smart Dual Slave Address



LINKS TO ADDITIONAL RESOURCES



30

3D Mode

The VCNL36828P is a fully integrated proximity sensor. It combines a vertical-cavity surface-emitting laser (VCSEL), photodiode, and application-specific integrated circuit (ASIC) within a single package. The VCNL36828P has been developed for proximity detection applications that require a dual slave address, low power consumption, small package size, small window size, and short range operation. In addition, given the typical rated supply voltage of 1.8 V to reduce power consumption, the sensor is intended for battery-powered applications.

FEATURES

- Package type: surface-mount
- Dimensions (L x W x H in mm): 2.0 x 1.0 x 0.5
- Integrated modules: vertical-cavity surfaceemitting laser (VCSEL), photodiode, and application-specific integrated circuit (ASIC)
- 1.8 V rated power supply and I²C bus
- Low power consumption with 5 µA idle current
- A small package allows a design with a small window size
- Smart dual I²C slave address in one package
- Immunity to red glow (940 nm VCSEL)
- Programmable I_{VCSEL} sink current
- Intelligent cancellation to reduce cross talk phenomenon
- Smart persistence scheme to reduce measurement response time
- Interrupt functionality
- Material categorization: for definitions of compliance please see <u>www.vishay.com/doc?99912</u>

APPLICATIONS

- Smartphones and true wireless stereo (TWS) earbuds
- VR / AR headsets and smart glasses
- Smartwatches
- Touchless button / dispensing

PRODUCT SUMMARY										
PART OPERATING OF NUMBER (mm)		OPERATING VOLTAGE RANGE (V)	I ² C BUS VOLTAGE RANGE (V)	MAX. VCSEL DRIVING CURRENT (mA)	OUTPUT CODE	ADC RESOLUTION PROXIMITY / AMBIENT LIGHT				
VCNL36828P	200	1.65 to 2.00	1.2 to 3.6	20	12 bit / 16 bit, I ² C	16 bit / -				

ORDERING INFORMATION										
ORDERING CODE	PACKAGING	VOLUME ⁽¹⁾	REMARKS							
VCNL36828P	Tape and reel	MOQ: 5000 pcs, 5000 pcs/reel	2.0 mm x 1.0 mm x 0.5 mm							

Note

⁽¹⁾ MOQ: minimum order quantity











PIN DEFINITION



PIN DESCRIPTION										
PIN NUMBER	PIN NAME	TYPE	DESCRIPTION							
1	INT	O (open drain)	Interrupt							
2	V _{DD}	l	Supply voltage							
3	GND	l	Ground							
4	VCSELA	I	VCSEL anode							
5	SCL ⁽¹⁾	I / O (open drain)	I ² C serial clock							
6	SDA ⁽¹⁾	I / O (open drain)	l ² C serial data							

Note

⁽¹⁾ Pin 5 (SCL) and pin 6 (SDA) can be swapped to change the slave address from 0x60 to 0x51; please refer to Table 1

ABSOLUTE MAXIMUM RATINGS (T _{amb} = 25 °C, unless otherwise specified)										
PARAMETER	TEST CONDITION	SYMBOL	MIN.	MAX.	UNIT					
Supply voltage		V _{DD}	0	2	V					
Ambient temperature range		T _{amb}	-40	+85	°C					
Storage temperature range		T _{stg}	-40	+100	°C					



Vishay Semiconductors

BASIC CHARACTERISTICS (T _{amb} = 25 °C, unless otherwise specified)											
PARAMETER	TEST CONDITION	SYMBOL	MIN.	TYP.	MAX.	UNIT					
ASIC											
Supply voltage		V _{DD}	1.65	1.80	2.00	V					
	Shutdown state; light condition = dark; $V_{DD} = 1.8 V$		-	1	-						
Supply current ⁽¹⁾	Idle state ⁽²⁾ ; $V_{DD} = 1.8 V$	I _{DD}	-	5	-	μA					
	Active state ⁽²⁾ ; V _{DD} = 1.8 V		-	330	-						
I ² C supply voltage		V _{PULL UP}	1.2	1.8	3.6	V					
I ² C signal input, logic high	V _{DD} = 1.8 V	V _{IH}	1	-	-	V					
I ² C signal input, logic low	V _{DD} = 1.8 V	VIL	-	-	0.5	V					
VCSEL											
Supply voltage of the VCSEL ⁽³⁾		V _{VCSEL}	2.62	-	3.60	V					
Forward voltage	I _F = 9 mA	V _F	-	1.92	-	V					
Forward current		I _F	7	-	20	mA					
Angle of half intensity		φ	-	± 4.5	-	0					
Peak wavelength	I _F = 9 mA	λρ	-	940	-	nm					
Spectral bandwidth	I _F = 9 mA	Δλ	-	3	-	nm					
PHOTODIODE											
Angle of holf consists in a	X-axis ⁽⁴⁾		-	± 60	-	0					
Angle of hall sensitivity	Y-axis ⁽⁴⁾	φ	-	± 45	-						
Peak sensitivity wavelength		λρ	-	850	-	nm					

Notes

⁽¹⁾ Actual current consumption depends on the register settings. Please refer to the application note on the current consumption

(2) Excluding VCSEL driving current

⁽³⁾ V_{VCSEL} should at least match the minimum required supply voltage for the VCSEL V_{VCSEL, min}. Please refer to the V_{VCSEL, min} table

⁽⁴⁾ Cross section of the package



V _{VCSEL, MIN.}												
PS_CURRENT (I _F)	7 mA	9 mA	11 mA	12 mA	15 mA	17 mA	19 mA	20 mA				
V _{VCSEL, min.}	2.62 V	2.74 V	2.86 V	2.91 V	3.08 V	3.19 V	3.3 V	3.36 V				
V _{VCSEL, max.}		3.6 V										



LASER CLASS



Note

• Product specification with IEC / EN 60825-1:2014 compliance and above label

BLOCK DIAGRAM





I ² C BUS TIMING CHARACTERISTICS (T_{amb} = 25 °C, unless otherwise specified)										
DADAMETER	SYMBOL	STANDA	RD MODE	FAST						
FARAMETER	STINIBOL	MIN.	MAX.	MIN.	MAX.	UNIT				
Clock frequency	f _(I2CCLK)	10	100	10	400	kHz				
Bus free time between start and stop condition	t _(BUF)	4.7	-	1.3	-	μs				
Hold time after (repeated) start condition; after this period, the first clock is generated	t _(HDSTA)	4.0	-	0.6	-	μs				
Repeated start condition setup time	t _(SUSTA)	4.7	-	0.6	-	μs				
Stop condition setup time	t _(SUSTO)	4.0	-	0.6	-	μs				
Data hold time	t _(HDDAT)	0	3450	0	900	ns				
Data setup time	t _(SUDAT)	250	-	100	-	ns				
I ² C clock (SCL) low period	t _(LOW)	4.7	-	1.3	-	μs				
I ² C clock (SCL) high period	t _(HIGH)	4.0	-	0.6	-	μs				
Clock / data fall time	t _(f)	-	300	-	300	ns				
Clock / data rise time	t _(r)	-	1000	-	300	ns				

Note

• Data based on standard I²C protocol requirement, not tested in production



Fig. 1 - I²C Bus Timing Diagram

www.vishay.com

Vishay Semiconductors

PARAMETER TIMING INFORMATION



Fig. 2 - I²C Bus Timing for Sending Word Command Format



Fig. 3 - I²C Bus Timing for Receiving Word Command Format

For technical questions, contact: <u>sensorstechsupport@vishay.com</u> THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT <u>www.vishay.com/doc?91000</u>



TYPICAL PERFORMANCE CHARACTERISTICS ($T_{amb} = 25 \text{ °C}$, unless otherwise specified)



Fig. 4 - Supply Current vs. Ambient Temperature



Fig. 5 - Forward Current vs. Forward Voltage of the VCSEL



Fig. 7 - Relative Radiant Intensity vs. Wavelength of the VCSEL



Fig. 8 - Relative Sensitivity vs. Angular Displacement of the Photodiode



Rev. 1.2, 16-Nov-2023

7

Document Number: 80306

For technical questions, contact: <u>sensorstechsupport@vishay.com</u> THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT <u>www.vishay.com/doc?91000</u>



APPLICATION INFORMATION

Slave Address Selection

The VCNL36828P supports a smart dual slave address where the designer can change the slave address by swapping the SCL and SDA pins, as shown in Table 1.

TABLE 1 - SLAVE ADDRESS TABLE										
PIN 5	PIN 6	7 BIT SLAVE ADDRESS	8 BIT SLAVE ADDRESS (WRITE)	8 BIT SLAVE ADDRESS (READ)						
SCL	SDA	0x60	0xC0	0xC1						
SDA	SCL	0x51	0xA2	0xA3						

A smart dual slave address provides the flexibility for the designer to connect two devices from two different slave addresses on the same I²C bus. Besides that, the two slave address options allow designers to select a different slave address if one is used by the other slave devices on the same I^2C bus in a single device application.

Application Circuit With a Single Device - Slave Address 0x60

Fig. 12 shows an application circuit example with a single device. As described in Table 1, when pins 5 and 6 are connected to the clock and data signal from the microcontroller, as shown in Fig. 12, they will then be configured as an SCL pin and SDA pin, respectively. The 7 bit slave address option of 0x60 will be automatically selected.



Fig. 12 - Application Circuit Example for a Single VCNL36828P - Slave Address 0x60



Application Circuit With a Single Device - Slave Address 0x51

On the other hand, when pins 5 and 6 are connected to the data and clock signal from the microcontroller, as shown in Fig. 13, they will then be configured as an SDA pin and SCL pin, respectively. The 7 bit slave address option of 0x51 will be automatically selected.



Fig. 13 - Application Circuit Example for a Single VCNL36828P - Slave Address 0x51

Table 2 shows the required values and the explanation for the individual application circuit parameters.

TABLE 2 - A	TABLE 2 - APPLICATION CIRCUIT PARAMETERS									
CIRCUIT PARAMETER	VALUE	DESCRIPTION								
V _{DD}	1.65 V to 2.00 V	A stable power supply such as a low dropout regulator or a switching regulator is required; the power supply isolation can be further improved with a decoupling capacitor C_1								
Vvcsel	2.62 V to 3.60 V	A stable power supply such as a low dropout regulator or a switching regulator that can supply an adequate amount of power (max. VCSEL pulse driving current of 20 mA) is required; the power supply isolation can be further improved with a decoupling capacitor C ₂ ; the minimum voltage depends on the selected driving current of the VCSEL; please refer to Table V _{VCSEL, min.} for reference								
V _{PULL UP}	1.2 V to 3.6 V	A stable power supply such as a low dropout regulator or a switching regulator is required; a voltage level shifter is required if the I ² C bus voltage from the microcontroller is higher than 3.6 V								
C ₁ - C ₄	100 nF to 1 µF	Decoupling capacitors are recommended to reduce the noise in the supply voltage								
R ₁ - R ₂	2.2 k Ω to 4.7 k Ω	Pull-up resistors within the range of 2.2 k Ω to 4.7 k Ω are recommended; any increase in bus capacitance or resistance will increase the logic high transition time								
R ₃	4.7 k Ω to 22 k Ω	Pull-up resistor within the range of 4.7 k Ω to 22 k Ω is recommended								



Application Circuit With a Smart Dual Slave Address

Fig. 14 shows an application circuit example with a smart dual slave address. By swapping the SCL and SDA pins of the second device, as shown in Table 1, the designer can change the 7 bit slave address of the VCNL36828P. This provides the flexibility for the designer to connect two devices from two different slave addresses on the same I²C bus.



Fig. 14 - Application Circuit Example for Two VCNL36828Ps - Smart Dual Slave Address

I²C Write and Read Protocol

The communication with the VCNL36828P can be performed via I²C. The I²C write and read protocol when communicating with the proximity sensor is shown in Fig. 15.

Sen	d byte \rightarrow write comr	nand	to \	/CNL36828P													
1	7	1	1	8	1		8	1			8	1	1				
S	Slave address	Wr	А	Command code	А		Data byte low	А	Data byte high		А	Ρ					
Rec	Receive byte \rightarrow read data from VCNL36828P																
1	7	1	1	8	1	1	7		1	1	8			1	8	1	1
S	Slave address	Wr	А	Command code	А	S	Slave address		Rd	А	Data byte	low		А	Data byte high	Ν	Р
S = P = A = N =	start condition stop condition acknowledge not acknowledge		ו <u> </u>	Host action VCNL36828P response													

Fig. 15 - I²C Write and Read Protocol

It is imperative that only the restart condition for the I²C read is implemented instead of the stop and restart condition.



Vishay Semiconductors

Function Description

TABLE 3 - COMMAND CODE AND REGISTER DESCRIPTION										
COMMAND CODE	DATA BYTE LOW / HIGH	REGISTER NAME	DEFAULT VALUE	FUNCTION	ACCESS					
			0×00	Internal calibration setting						
	L	F3_CONFI_L	0,000	Switch the sensor on / off						
0x00				High dynamic range setting	Ī					
	н	PS_CONF1_H	0x00	Persistence setting						
				Interrupt setting						
				Measurement period setting						
	L	PS_CONF2_L	0x00	Signal strength setting (Integration time and multi-pulse)						
0~01				High gain setting						
0,01	н			Sensitivity of the ADC setting						
		PS_CONF2_H	0x00	Internal crosstalk cancellation setting) A (with a					
				VCSEL driving current setting	Write and read					
			0~00	Sensor mode setting	anaroua					
0×02		F3_CONF3_L	0,000	Active force mode trigger setting	l					
0,02	Ц	PS CONES H	0×00	Short measurement period setting						
		13_00113_11	0,00	Sunlight cancellation setting						
0×03	L	PS_THDL_L	0x00	Low threshold interrupt value setting (low byte)						
0,00	Н	PS_THDL_H	0x00	Low threshold interrupt value setting (high byte)						
0×04	L	PS_THDH_L	0x00	High threshold interrupt value setting (low byte)						
0,04	Н	PS_THDH_H	0x00	High threshold interrupt value setting (high byte)						
0×05	L	PS_CANC_L	0x00	Offset count cancellation value setting (low byte)						
0,03	Н	PS_CANC_H	0x00	Offset count cancellation value setting (high byte)						
0vE8	L	PS_DATA_L	0x00	Proximity output data (low byte)						
0/10	Н	PS_DATA_H	0x00	Proximity output data (high byte)						
0vE0	L	Reserved	0x00 - 0xFF	Reserved						
0/1 9	Н	INT_FLAG	0x00	Interrupt flag	Read only					
0xFA	L	VCNL36828P_ID_L	0x28 / 0x29	Device ID Slave address: 0x60; ID = 0x28 Slave address: 0x51; ID = 0x29						
	Н	VCNL36828P_ID_H	0x01	Device ID						

Notes

• All of the reserved registers are used for internal test. These values must be kept constant

(1) The default ID depends on the connection of the SCL and SDA pins on the VCNL36828P with the SCL and SDA pins on the host MCU. If pins 5 and 6 on the VCNL36828P are connected to the SCL and SDA pins on the host, the default value will be 0x28. On the other hand, if pins 5 and 6 on the VCNL36828P are connected to the SDA and SCL pins on the host, the default value will be 0x29. Please refer to Fig. 13





Command Register Format

TABLE 4	TABLE 4 - REGISTER NAME: PS_CONF1_L											
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0					
PS_CAL		Reserved PS_ON										
COMMAND CODE 0x00												
Bit N	lame	Fund	Function Bit Value Descriptio				ription					
		Enable / disable the	internal calibration	7	0x0 (0b0)	Disable (default)						
F3_	OAL		e internal calibration	7	0x1 (0b1)	Enable						
Rese	erved	Rese	erved	6:1	0x00 (0b000000)	Should be	kept default					
PS_ON		Switch the sensor on / off		0	0x0 (0b0)	Turn off t (shutdowi	he sensor n) (default)					
					0x1 (0b1)	Turn on the sensor						

TABLE 5	- REGISTEF	R NAME: PS_CON	NF1_H					
Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	
Reserved	PS_HD	PS_SP_INT	PS_SMART_PERS	PS_I	PERS	PS_INT		
COMMAND	CODE					0x00		
Bit Name Function			ction	Bit	Value	Descr	iption	
Rese	erved	Rese	erved	15	0x0 (0b0)	Should be l	kept default	
DS	ПР	Enable / disable high c	lynamic range (12 bit /	14	0x0 (0b0)	Disable (12	bit) (default)	
го <u></u>	_п∪	16 bit) ADC o	output setting	14	0x1 (0b1)	Enable	Enable (16 bit)	
		Enable / disable the sunlight protection mode interrupt setting		10	0x0 (0b0)	Disable (default)		
P5_5	P_INT			13	0x1 (0b1)	Ena	able	
		Enable / disable the smart persistence		10	0x0 (0b0)	Disable	(default)	
F3_SIVIA		setting when the interrupt event is triggered		12	0x1 (0b1)	Ena	able	
					0x0 (0b00)	1 time (default)		
		Set the amount of co	onsecutive threshold	11 . 10	0x1 (0b01)	2 times		
F3_r	ENO	inter	rupt	11.10	0x2 (0b10)	3 tir	nes	
			·		0x3 (0b11)	4 tir	nes	
					0x0 (0b00)	Interrupt disa	able (default)	
DS INT		Set the interrur	ot mode setting	9.8	0x1 (0b01)	Logic high	/ low mode	
			st mode cetting	0.0	0x3 (0b11)	Trigger by ea thresho	ich high / low ld event	



www.vishay.com

Vishay Semiconductors

TABLE 6 -	REGISTER	NAME: PS_CC	DNF2_L					
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
PS_F	ERIOD	PS	_IT	PS_	MPS	PS_ITB	PS_GAIN	
COMMAND C	ODE					0x01	0x01	
Bit Name		Fund	ction	Bit	Value	Desci	ription	
					0x0 (0b00)	50 ms, which 20 measurem	translates into ent/s (default)	
PS_PERIOD	Sot the mass	rement period	7 · 6	0x1 (0b01)	100 ms, which 10 measu	translates into rements/s		
	Set the measu	arement period	7.0	0x2 (0b10)	200 ms, which translates into 5 measurements/s			
				0x3 (0b11)	400 ms, which 2.5 measu	translates into rements/s		
		Set the integration time for one measurement; the pulse length "T" is determined by PS ITB			0x0 (0b00)	1 T (d	efault)	
	פ וד			5:4	0x1 (0b01)	2	Т	
	5_11				0x2 (0b10)	4 T		
			-		0x3 (0b11)	8 T		
					0x0 (0b00)	1 pulse	(default)	
PS	MPS	Set the number	of infrared signal	3 • 0	0x1 (0b01)	2 pulses		
10	_1011 0	pulses per n	neasurement	0.2	0x2 (0b10)	4 pt	Ilses	
					0x3 (0b11)	8 pi	ılses	
DQ		Sot the pulse lon	ath "T" for DS IT	1	0x0 (0b0)	T = 25 με	s (default)	
FS			Set the pulse length "1" for PS_II		0x1 (0b1)	T = 50 μs		
DQ	GAIN	Sot the gain	of the ADC	0	0x0 (0b0)	x 1 gain	(default)	
F3_		Set the gain		0	0x1 (0b1)	x 2	gain	

TABLE 7 -	TABLE 7 - REGISTER NAME: PS_CONF2_H										
Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8				
Rese	erved	PS_SENS	PS_OFFSET	Reserved		PS_CURRENT					
COMMAND C	ODE					0x01					
Bit N	lame	Fu	Inction	Bit	Value	Desci	ription				
Rese	erved	Re	eserved	15 : 14	0x0 (0b00)	Should be	kept default				
	DENIO	Sat the same	itivity of the ADC	10	0x0 (0b0)	Normal sensi	itivity (default)				
PS_SENS		Set the sensitivity of the ADC		15	0x1 (0b1)	High sensitivity					
		Enable / disable the		10	0x0 (0b0)	Disable	(default)				
F3_0	IT SET	internal crosstalk cancellation		12	0x1 (0b1)	Ena	able				
Rese	erved	Re	eserved	11	0x0 (0b0)	Should be	kept default				
					0x0 (0b000)	7 mA (default)				
					0x1 (0b001)	9 mA					
					0x2 (0b010)	11 mA					
	DDENT	Sat the VCS	El driving ourropt	10.9	0x3 (0b011)	12	mA				
F3_00		Set the VCS	LE driving current	10.8	0x4 (0b100)	15	mA				
					0x5 (0b101)	17	mA				
					0x6 (0b110)	19	mA				
					0x7 (0b111)	20	mA				

Rev. 1.2, 16-Nov-2023

14



Vishay Semiconductors

VCNL36828P

Document Number: 80306

TABLE 8 - MA)	ABLE 8 - MAXIMUM BIT RESOLUTION AND DIGITAL OUTPUT COUNTS										
BIT N	NAME	PS_IT = 1T	PS_IT = 2T	$PS_IT = 4T$	PS_IT = 8T						
PS_HD = 0 (12 bit)	PS_GAIN = 0 (x1 gain)		12 bit / 4095 counts								
	PS_GAIN = 1 (x2 gain)	12 bit / 4095 Counts									
	PS_GAIN = 0 (x1 gain)	12 bit / 4095 counts	13 bit / 8191 counts	14 bit / 16 383 counts	15 bit / 32 767 counts						
רא_ = 1 (10 גונ)	PS_GAIN = 1 (x2 gain)	13 bit / 8191 counts	14 bit / 16 383 counts	15 bit / 32 767 counts	16 bit / 65 535 counts						

TABLE 9 -	REGISTER	NAME: PS_C	ONF3_L				
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Rese	erved	PS_TRIG	PS_MODE		Rese	erved	
COMMAND CO	ODE					0x02	
Bit N	lame	Fu	Inction	Bit	Value	Desci	ription
Rese	erved	Re	eserved	7:6	0x0 (0b00)	0) Should be kept default	
		Set the active force mode trigger;		5	0x0 (0b0)	Off (d	efault)
10_1	ma	the measurement cycle		5	0x1 (0b1)	Trigger	
		Set the mea	asurement mode	4	0x0 (0b0)	Auto mode (default)	
PS_MODE		of the sensor		4	0x1 (0b1)	Active force mode	
Rese	erved	Re	eserved	3:0	0x0 (0b0000)	Should be kept default	

TABLE 10	- REGISTER	NAME: PS_	CONF3_H				
Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8
PS_SP	PERIOD	Reserved		PS_SC		Reserved	
COMMAND C	ODE					0x02	
Bit N	lame	Fu	Inction	Bit	Value	Desci	ription
PS_SPERIOD		Set the short measurement period			0x0 (0b00)	Disable the (follow PS_PE (def	short period :RIOD setting) ault)
				15 : 14	0x1 (0b01)	6.25 ms, which 160 measu	rtranslates into urements/s
					0x2 (0b10)	12.5 ms, which 80 measu	rements/s
					0x3 (0b11)	25 ms, which translates into 40 measurements/s	
Rese	erved	Re	eserved	13	0x0 (0b0)	Should be	kept default
		Enabl	e / disable	10 - 10	0x0 (0b000)	Disable	(default)
P5_	_30	the sunlight cancellation		12:10	0x7 (0b111)	Ena	able
Rese	erved	Re	eserved	9:8	0x0 (0b00)	Should be	kept default





www.vishay.com

Vishay Semiconductors

TABLE 11 - REGISTER NAME: PS_THDL										
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
	PS_THDL_L									
Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8			
	PS_THDL_H									
COMMAND C	ODE					0x03				
Bit N	lame	Fu	Inction	Bit	Value	Descr	ription			
PS_THDL_L		Sot the low thre			0 to 65 535	Low byte				
PS_THDL_H		Set the low threshold interrupt value		15 : 8	0 10 05 555	High byte				

TABLE 12	TABLE 12 - REGISTER NAME: PS_THDH										
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0				
	PS_THDH_L										
Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8				
	PS_THDH_H										
COMMAND C	ODE					0x04					
Bit N	lame	Fu	Inction	Bit	Value	Desci	ription				
PS_THDH_L		Sot the high three			0 to 65 535	Low byte					
PS_THDH_H		- Set the high threshold interrupt value		15:8	0 10 05 555	High byte					

TABLE 13 - REGISTER NAME: PS_CANC										
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2 Bit 1 Bit 0					
	PS_CANC_L									
Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8			
	Re	eserved		PS_CANC_H						
COMMAND C	ODE			0x05						
Bit N	lame	Fu	Inction	Bit	Value	Descr	iption			
PS_C/	ANC_L	Set	the offset	7:0	0 to 4005	Low byte				
PS_CANC_H count cancellation value		cellation value	11:8	0 10 4095	High byte					
Rese	erved	Re	eserved	15 : 12	0x0 (0b0000)	0000) Should be kept default				

TABLE 14 - REGISTER NAME: PS_DATA										
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
PS_DATA_L										
Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8			
	PS_DATA_H									
COMMAND CO	ODE					0xF8				
Bit Name Function			Inction	Bit	Value	Descr	iption			
PS_DATA_L		vimity output data	7:0	0 to 65 525	Low byte					
PS_DATA_H		nead the pro	Annity output data	15:8	01005555	High byte				

Rev. 1.2, 16-Nov-2023

THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000

VCNL36828P

Vishay Semiconductors

TABLE 15	- REGISTER	NAME: INT	_FLAG				
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
			Reserv	ed			
Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8
	Reserved		PS_SPFLAG	Rese	erved	PS_IF_CLOSE	PS_IF_AWAY
COMMAND C	ODE					0xF9	
Bit N	lame	Fu	Inction	Bit	Value	Desci	ription
Rese	erved	Re	eserved	7:0	0x00 - 0xFF (0b00000000 - 0b11111111)	FF 20 - Should be kept defau 11)	
Rese	erved	Re	eserved	15 : 13	0x0 (0b000)	Should be l	kept default
		Read the sunlight protection mode		10	0x0 (0b0)	No sunlight pr interrupt	otection mode event flag
F3_5r		interrupt event flag		12	0x1 (0b1)	Sunlight protection mode interrupt event flag	
Rese	erved	Re	eserved	11 : 10	0x0 (0b00)	Should be	kept default
		Read the high threshold crossing		0	0x0 (0b0)	No high thres interrupt	hold crossing event flag
PS_IF_CLOSE		interrupt event flag		9	0x1 (0b1)	High threshold crossing interruevent flag	
		Read the low threshold crossing		8	0x0 (0b0)	No low thres interrupt	nold crossing event flag
F3_II _		interru	ot event flag	0	0x1 (0b1)	Low threshold concerned even	rossing interrupt t flag

TABLE 16	TABLE 16 - REGISTER NAME: VCNL36828P_ID										
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0				
			VCNL36828	P_ID_L							
Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9 Bit 8					
	VCNL36828P_ID_H										
COMMAND C	COMMAND CODE 0xFA										
Bit N	lame	Fu	inction	Bit	Value Description						
VCNL36828P_ID_L VCNL36828P_ID_H		Read the device ID		7:0	0x28 (0b00101000)	Device slave addre	e with a ess of 0x60				
					0x29 (0b00101001)	Device with a slave address of 0x51					
				15 : 8	0x01 (0b0000001)	Should be l	kept default				

VISHAY _®	www.visbay.com
	www.vianay.com





PACKAGE INFORMATION in millimeters



Fig. 16 - VCNL36828P Package Dimensions

RECOMMENDED LAYOUT PAD INFORMATION in millimeters



Fig. 17 - VCNL36828P PCB Layout Footprint



RECOMMENDED INFRARED REFLOW

Soldering conditions which are based on J-STD-020C

IR REFLOW PROFILE CONDITION				
PARAMETER	CONDITIONS	TEMPERATURE	TIME	
Peak temperature		260 °C + 5 °C / - 5 °C (max.: 265 °C)	10 s	
Preheat temperature range and timing		150 °C to 200 °C	60 s to 180 s	
Timing within 5 °C to peak temperature		-	10 s to 30 s	
Timing maintained above temperature / time		217 °C	60 s to 150 s	
Timing from 25 °C to peak temperature		-	8 min (max.)	
Ramp-up rate		3 °C/s (max.)	-	
Ramp-down rate		6 °C/s (max.)	-	

Recommend Normal Solder Reflow is 235 °C to 265 °C



Fig. 18 - VCNL36828P Solder Reflow Profile Chart



TAPE PACKAGING INFORMATION in millimeters







Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Hyperlinks included in this datasheet may direct users to third-party websites. These links are provided as a convenience and for informational purposes only. Inclusion of these hyperlinks does not constitute an endorsement or an approval by Vishay of any of the products, services or opinions of the corporation, organization or individual associated with the third-party website. Vishay disclaims any and all liability and bears no responsibility for the accuracy, legality or content of the third-party website or for that of subsequent links.

Vishay products are not designed for use in life-saving or life-sustaining applications or any application in which the failure of the Vishay product could result in personal injury or death unless specifically qualified in writing by Vishay. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

© 2024 VISHAY INTERTECHNOLOGY, INC. ALL RIGHTS RESERVED

Revision: 01-Jul-2024