

1. DESCRIPTION


The XD/XL9170 are Dual Tone Multi Frequency (DTMF) receivers integrated with digital decoder and band split filter functions as well as power-down mode and inhibit mode operations. Such devices use digital counting techniques to detect and decode all the 16 DTMF tone pairs into a 4-bit code output.

Highly accurate switched capacitor filters are implemented to divide tone signals into low and high group signals. A built-in dial tone rejection circuit is provided to eliminate the need for pre-filtering.

2. FEATURES


- Operating voltage: 2.5V~5.5V
- Minimal external components
- No external filter is required
- Low standby current (on power down mode)
- Excellent performance
- Tristate data output for MCU interface
- 3.58MHz crystal or ceramic resonator
- 1633Hz can be inhibited by the INH pin

3. BLOCK DIAGRAM





4. PIN ASSIGNMENT AND DESCRIPTION




(Top view)

Pin Name	I/O	Internal Connection	Description
VP	ı	Operational Amplifier	Operational amplifier non-inverting input
VN	1		Operational amplifier inverting input
GS	0		Operational amplifier output terminal
VREEF	0	VREF	Reference voltage output, normally V _{DD} /2
X1	1		The system oscillator consists of an inverter, a bias resistor and the necessary load
X2	0	oscillator	capacitor on chip. A standard 3.579545MHz crystal connected to X1 and X2 terminals imple- ments the oscillator function.
PWDN	ı	CMOS IN Pull-low	Active high. This enables the device to go into power down mode and inhibits the oscillator. This pin input is internally pulled down.
INH	I	CMOS IN Pull-low	Logic high. This inhibits the detection of tones representing characters A, B, C and D. This pin input is internally pulled down.
VSS	_	_	Negative power supply, ground
OE	ı	CMOS IN Pull-high	D0~D3 output enable, high active
D0~D3	0	CMOS OUT Tristate	Receiving data output terminals OE="H": Output enable OE="L": High impedance
DV	0	CMOS OUT	Data valid output When the chip receives a valid tone (DTMF) signal, the DV goes high; other- wise it remains low.
EST	0	CMOS OUT	Early steering output (see Functional Description)
RT/GT	I/O	CMOS IN/OUT	Tone acquisition time and release time can be set through connection with ex-ternal resistor and capacitor.
VDD	_	_	Positive power supply, 2.5V~5.5V for normal operation

<u>www.xinluda.com</u> 2 / 10 Rev 1.1



5. APPROXIMATE INTERNAL CONNECTION CIRCUITS



6. ABSOLUTE MAXIMUM RATINGS

Supply Voltage–0.3V to 6V	Storage Temperature50°C to 125°C
Input VoltageVss-0.3V to Vpp+0.3V	Operating Temperature –20°C to 75°C

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.

D.C.CHARACTERISTICS

Ta=25°C

			Test Conditions		_	Max.	Unit
Symbol	Parameter	V _{DD}	Conditions	Min.	Тур.		
V_{DD}	Operating Voltage		_	2.5	5	5.5	V
I _{DD}	Operating Current	5V	_	_	3.0	7	mA
I _{STB}	Standby Current	5V	PWDN=5V	_	10	25	μА
V _{IL}	"Low" Input Voltage		_	_	_	1.0	V
V _{IH}	"High" Input Voltage		_	4.0	_	_	V
I _{IL}	"Low" Input Current	5V	V _{VP} =V _{VN} =0V	_	_	0.1	μА
I _{IH}	"High" Input Current	5V	V _{VP} =V _{VN} =5V	_	_	0.1	μА
R _{OE}	Pull-high Resistance (OE)	5V	V _{OE} =0V	60	100	150	kΩ
R _{IN}	Input Impedance (VN, VP)	5V	_	_	10	_	МΩ
I _{OH}	Source Current (D0~D3, EST, DV)	5V	V _{OUT} =4.5V	-0.4	-0.8	_	mA
I _{OL}	Sink Current (D0~D3, EST, DV)	5V	V _{OUT} =0.5V	1.0	2.5	_	mA
f _{OSC}	System Frequency	5V	Crystal=3.5795MHz	3.5759	3.5795	3.5831	MHz

www.xinluda.com 3 / 10 Rev 1.1



A.C.CHARACTERISTICS

f_{osc}=3.5795MHz, Ta=25°C

					f _{osc} =3.	.5795MHz	z, Ta=25°C			
Complete I	Devenuetor		Test Conditions	D. di-	T	D.4	l locit			
Symbol	Parameter	V_{DD}	Conditions	Min.	Тур.	Max.	Unit			
DTMF Signal										
	Innut Cianal Loval	3V		-36	_	6	dDm			
	Input Signal Level	5V		-29	_	1	dBm			
	Twist Accept Limit (Positive)	5V		_	10	_	dB			
	Twist Accept Limit (Negative)	5V		_	10	_	dB			
	Dial Tone Tolerance	5V		_	18	_	dB			
	Noise Tolerance	5V		_	-12	_	dB			
	Third Tone Tolerance	5V		_	-16	_	dB			
	Frequency Deviation Acceptance	5V		_	_	±1.5	%			
	Frequency Deviation Rejection	5V		±3.5	_	_	%			
t _{PU}	Power Up Time (See Figure 4.)	5V		_	30	_	ms			
		Gain Se	etting Amplifier							
R _{IN}	Input Resistance	5V	_	_	10		МΩ			
I _{IN}	Input Leakage Current	5V	V_{SS} < (V_{VP}, V_{VN}) < V_{DD}	_	0.1		μΑ			
Vos	Offset Voltage	5V	_	_	±25		mV			
P _{SRR}	Power Supply Rejection	5V		_	60	_	dB			
C _{MRR}	Common Mode Rejection	5V	100 Hz -3V <v<sub>IN<3V</v<sub>	_	60	_	dB			
A _{VO}	Open Loop Gain	5V	3 4 4 114 4 3 4	_	65	_	dB			
f _T	Gain Band Width	5V	_	_	1.5	_	MHz			
V _{OUT}	Output Voltage Swing	5V	$R_L>100k\Omega$	_	4.5	_	V _{PP}			
RL	Load Resistance (GS)	5V	_	_	50	_	kΩ			
CL	Load Capacitance (GS)	5V	_	_	100	_	pF			
V _{CM}	Common Mode Range	5V	No load	_	3.0	_	V _{PP}			
		Stee	ering Control							
t _{DP}	Tone Present Detection Time			5	16	22	ms			
t _{DA}	Tone Absent Detection Time			_	4	8.5	ms			
t _{ACC}	Acceptable Tone Duration			_	_	42	ms			
t _{REJ}	Rejected Tone Duration			20	_		ms			
t _{IA}	Acceptable Inter-digit Pause			_	_	42	ms			
t _{IR}	Rejected Inter-digit Pause			20	_	_	ms			
t _{PDO}	Propagation Delay (RT/GT to DO)				8	11	μs			
t _{PDV}	Propagation Delay (RT/GT to DV)			_	12		μs			
t _{DOV}	Output Data Set Up (DO to DV)			_	4.5		μs			
t _{DDO}	Disable Delay (OE to DO)			_	300	_	ns			
t _{EDO}	Enable Delay (OE to DO)			_	50	60	ns			
		-								






Figure 1. Test circuit

<u>www.xinluda.com</u> 5 / 10 Rev 1.1




Functional Description


Overview

TheXD/XL9170 tone decoders consist of three band pass filters and two digital decode circuits to convert a tone (DTMF) signal into digital code output.

An operational amplifier is built-in to adjust the input signal (refer to Figure 2).



(a) Standard input circuit



(b) Differential input circuit

The pre-filter is a band rejection filter which reduces the dialing tone from 350Hz to 400Hz.

The low group filter filters low group frequency signal output whereas the high group filter filters high group frequency signal output.

Each filter output is followed by a zero-crossing detector with hysteresis. When each signal amplitude at the output exceeds the specified level, it is transferred to full swing logic signal.

When input signals are recognized to be effective, DV becomes high, and the correct tone code (DTMF) digit is transferred.

Steering control circuit

The steering control circuit is used for measuring the effective signal duration and for protecting against drop out of valid signals. It employs the analog delay by external RC time-constant controlled by EST.

The timing is shown in Figure 3. The EST pin is normally low and draws the RT/GT pin to keep low through dis- charge of external RC. When a valid tone input is detected, EST goes high to charge RT/GT through RC.

When the voltage of RT/GT changes from 0 to VTRT(2.35V for 5V supply), the input signal is effective, and the correct code will be created by the code detector. After D0~D3 are completely latched, DV output becomes high. When the voltage of RT/GT falls down from VDD to VTRT (i.e.., when there is no input tone), DV output becomes low, and D0~D3 keeps data until a next valid tone input is produced.

By selecting adequate external RC value, the minimum acceptable input tone duration (tACC) and the minimum acceptable intertone rejection (tIR) can be set. External components (R, C) are chosen by the formula (refer to Figure 5.):

tACC=tDP+tGTP;

tIR=tDA+tGTA;

where tACC: Tone duration acceptable time

tDP: EST output delay time ($L \rightarrow H$)

tGTP: Tone present time

tIR: Inter-digit pause rejection time tDA: EST output delay time ($H \rightarrow L$)

tGTA: Tone absent time



7. TIMING DIAGRAMS




Figure 3. Steering timing






Figure 4. Power up timing








(a) Fundamental circuit:

$$t_{GTP} = R \times C \times Ln (V_{DD} / (V_{DD} - V_{TRT}))$$

 $t_{GTA} = R \times C \times Ln (V_{DD} / V_{TRT})$



(c) $t_{GTP} > t_{GTA}$:

$$t_{GTP}$$
 = R1 × C × Ln (V_{DD} / (V_{DD} – V_{TRT}))
 t_{GTA} = (R1 // R2) × C × Ln (V_{DD} / V_{TRT})


(b) $t_{GTP} < t_{GTA}$:

$$t_{GTP} = (R1 \ /\!/ \ R2) \times C \times Ln \ (V_{DD} - V_{TRT}))$$

 $t_{GTA} = R1 \times C \times Ln (V_{DD} / V_{TRT})$

Figure 5. Steering time adjustment circuits

DTMF dialing matrix



DTMF data output table

Low Group (Hz)	High Group (Hz)	Digit	OE	D3	D2	D1	D0
697	1209	1	Н	L	L	L	Н
697	1336	2	Н	L	L	Н	L
697	1477	3	Н	L	L	Н	Н
770	1209	4	Н	L	Н	L	L
770	1336	5	Н	L	Н	L	Н
770	1477	6	Н	L	Н	Н	L
852	1209	7	Н	L	Н	Н	Н
852	1336	8	Н	Н	L	L	L
852	1477	9	Н	Н	L	L	Н
941	1336	0	Н	Н	L	Н	L
941	1209	*	Н	Н	L	Н	Н
941	1477	#	Н	Н	Н	L	L
697	1633	А	Н	Н	Н	L	Н
770	1633	В	Н	Н	Н	Н	L
852	1633	С	Н	Н	Н	Н	Н
941	1633	D	Н	L	L	L	L
_	_	ANY	L	Z	Z	Z	Z

Note: "Z" High impedance; "ANY" Any digit




Data output

The data outputs (D0~D3) are tristate outputs. When OE input becomes low, the data outputs (D0~D3) are high impedance.

Application Circuits

Application Circuit 1




Note: X'tal = 3.579545MHz crystal

 $C1 = C2 \cong 20pF$

X'tal = 3.58MHz ceramic resonator

C1 = C2 ≅ 39pF

Application Circuit 2



Note: X'tal = 3.579545MHz crystal

 $C1 = C2 \cong 20pF$

X'tal = 3.58MHz ceramic resonator

 $C1 = C2 \cong 39pF$



8. ORDERING INFORMATION

Ordering Information

Part Number	Device Package Marking Type		Body size (mm)	Temperature (°C)	MSL	Transport Media	Package Quantity
XL9170	XL9170	SOP18	11.45 * 7.50	- 20 to +75	MSL3	T&R	1000
XD9170	XD9170	DIP18	22.90 * 6.50	- 20 to +75	MSL3	Tube 20	800

9. DIMENSIONAL DRAWINGS

