

MSKSEMI 美森科

SEMICONDUCTOR



ESD



TVS



TSS



MOV



GDT



PLED

OPA188AIDBVR-MS/OPA2188AIDR-MS

Product specification

General Description

The OPA188AIDBVR-MS (single) and OPA2188AIDR-MS (dual) operational amplifier use proprietary auto-zeroing techniques to provide low offset voltage (25µV maximum) and near zero-drift over time and temperature. These miniature, high-precision, low-quiescent current amplifiers offer high input impedance and rail-to-rail output swing within 15 mV of the rails.

The input common-mode range includes the negative rail.

Either single or dual supplies can be used in the range from 4 V to 34 V (±2 V to ±17 V). The OPA188AIDBVR-MS is available in SOT23-5 packages. The OPA2188AIDR-MS is available in SOP-8 packages. All versions are specified for operation from -40°C to +105°C.




Features




- Low offset voltage: 25 µV Maximum per Amplifier
- Zero drift: 0.05µV/°C
- Low noise: 12nV/√Hz
- 0.1-Hz to 10-Hz Noise: 800nVPP
- PSRR: 130 dB
- CMRR: 120 dB
- Open-loop gain: 140dB
- Gain bandwidth: 1.5 MHz
- Quiescent current: 500 µA (MAX)
- Wide supply range: ±2 V to ±17V
- Rail-to-rail output:
Input includes negative rail
- RFI filtered inputs

Applications

- Weight scale
- Analog input module
- Flow transmitter
- Battery test
- DC power supply, ac source, electronic load
- Data acquisition (DAQ)
- Semiconductor test

Pin Description AND MARKING

SOT-23-5	Pin Description	Marking
		

SOP-8	Pin Description	Marking
		 <small>***Representing internal production codes</small>

OPA188AIDBVR-MS

PIN		I/O	DESCRIPTION
NAME	SOT		
+IN	3	I	Positive (noninverting) input
-IN	4	I	Negative (inverting) input
OUT	1	O	Output
V+	5	-	Positive (highest) power supply
V-	2	-	Negative (lowest) power supply

OPA2188AIDR-MS

PIN		I/O	DESCRIPTION
NAME			
+INA	3	I	Noninverting input, channel A
+INB	5	I	Noninverting input, channel B
-INA	2	I	Inverting input, channel A
-INB	6	I	Inverting input, channel B
OUTA	1	O	Output, channel A
OUTB	7	O	Output, channel B
V-	4	-	Negative (lowest) power supply
V+	8	-	Positive (highest) power supply

Package/Order Information

ORDERING NUMBER	Op Temp(°C)	Package	Packing Option
OPA188AIDBVR-MS	-40°C~105°C	SOT23-5	3000PCS
OPA2188AIDR-MS		SOP-8	2500PCS




Figure 1. Simplified Schematic

Specifications

Absolute Maximum Ratings⁽¹⁾

		MIN	MAX	UNIT
Voltage	Supply Voltage		±20	V
	Signal Input Terminals Voltage ⁽²⁾	(V-) - 0.5	(V+) + 0.5	V
Current	Signal Input Terminals Current ⁽²⁾	-10	10	mA
	Output Short-Circuit ⁽³⁾	Continuous		
θ_{JA}	Operating Temperature Range	-40	105	°C
	Storage Temperature Range	-65	150	°C
	Junction Temperature		150	°C

(1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.

(2) Input terminals are diode clamped to the power-supply rails. Input signals that can swing more than 0.5V beyond the supply rails should be current limited to 10mA or less.

(3) Short-circuit to ground, one amplifier per package.

ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±1500	V
		Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1000	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

Recommended Operating Conditions

		MIN	MAX	UNIT
Supply voltage , $V_s = (V+) - (V-)$	Single-supply	±2	±17	V
	Dual-supply	4	34	V

Electrical Characteristics

At $T_A = 25^\circ\text{C}$, $V_S = \pm 15\text{V}$, $R_L = 10\text{ k}\Omega$ connected to $V_S / 2$, and $V_{CM} = V_{OUT} = V_S / 2$, unless otherwise noted.

PARAMETER		CONDITIONS	MIN	TYP	MAX	UNIT
OFFSET VOLTAGE						
V_{OS}	Input Offset Voltage			7.5	25	μV
dV_{OS}/dT	Input Offset Voltage Average Drift	$T_A = -40^\circ\text{C}$ to 105°C		0.05		$\mu\text{V}/^\circ\text{C}$
INPUT CURRENT						
I_B	Input Bias Current			50		pA
I_{OS}	Input Offset Current			100		pA
NOISE						
V_N	Input Voltage Noise	$f=0.1\text{Hz}$ to 10Hz		800		nV_{PP}
e_N	Input Voltage Noise Density	$f= 1\text{kHz}$		12		$\text{nV}/\sqrt{\text{Hz}}$
INPUT VOLTAGE						
V_{CM}	Common-Mode Voltage Range		V_-		$(V_+) - 1.5$	V
CMRR	Common-Mode Rejection Ratio	$(V_-) + 1.5 < V_{CM} < (V_+) - 1.5$		120		dB
FREQUENCY RESPONSE						
GBW	Gain-Bandwidth Product			1.5		MHz
SR	Slew Rate	$G = +1$		1.5		$\text{V}/\mu\text{s}$
T_s	Settling Time			1		μs
OUTPUT						
A_V	Open-Loop Voltage Gain			140		dB
$V_{OUT-SWING}$	Output Swing from Rail	No load		5	15	mV
POWER SUPPLY						
PSRR	Power-Supply Rejection Ratio			130		dB
V_S	Operating Voltage Range	$I_O = 0\text{A}$	4		34	V
I_Q	Quiescent Current/Amplifier	$I_O = 0\text{A}$		304	500	μA

Typical Characteristics

At $T_A = 25^\circ\text{C}$, $V_S = \pm 15\text{V}$, $V_{CM} = V_S / 2$, $R_L = 10\text{k}\Omega$ unless otherwise noted.




Figure 2. Offset Voltage Production Distribution




Figure 3. CMRR vs Frequency




Figure 4. PSRR vs Frequency




Figure 5. Open-Loop Gain vs Frequency




Figure 6. Offset Voltage vs Common-Mode Voltage




Figure 7. Offset Voltage vs Power Supply

Typical Characteristics

At $T_A = 25^\circ\text{C}$, $V_S = \pm 15\text{V}$, $V_{CM} = V_S / 2$, $R_L = 10\text{k}\Omega$ unless otherwise noted.




Figure 8. Small-Signal Step Response




Figure 9. Large-Signal Step Response




Figure 10. Quiescent Current vs Supply Voltage

Detailed Description

Overview

The OPA188AIDBVR-MS/OPA2188AIDR-MS operational amplifier combines precision offset and drift with excellent overall performance, making this device an excellent choice for many precision applications. The precision offset drift of only $0.05 \mu\text{V}/^\circ\text{C}$ provides stability over the entire temperature range. In addition, this device offers excellent overall performance with high CMRR, PSRR, and AOL. As with all amplifiers, applications with noisy or high-impedance power supplies require decoupling capacitors close to the device pins. In most cases, $0.1 \mu\text{F}$ capacitors are adequate.

The OPA188AIDBVR-MS/OPA2188AIDR-MS device is part of a family of zero-drift, low-power, rail-to-rail output operational amplifiers. These devices operate from 4 V to 36 V, are unity-gain stable, and are designed for a wide range of general-purpose applications. The zero-drift architecture provides ultra-low input offset voltage and near-zero input offset voltage drift over temperature and time. This choice of architecture also offers outstanding ac performance, such as ultralow broadband noise and zero flicker noise.

Typical Applications

Voltage Follower

As shown in Figure 11, the voltage gain is 1. With this circuit, the output voltage V_{OUT} is configured to be equal to the input voltage V_{IN} . Due to the high input impedance and low output impedance, the circuit can also stabilize the output voltage, the output voltage expression is

$$V_{\text{OUT}} = V_{\text{IN}} \quad (1)$$




Figure 11. Voltage Follower

Inverting Proportional Amplifier

As shown in Figure 12, for a reverse-phase proportional amplifier, the input voltage V_{IN} is amplified by a voltage gain that depends on the ratio of R_1 to R_2 . The output voltage V_{OUT} is inversely with the input voltage V_{IN} . The input impedance of the circuit is equal to R_1 , and the output voltage expression is

$$V_{\text{OUT}} = -\frac{R_2}{R_1} V_{\text{IN}} \quad (2)$$




Figure 12. Inverting Proportional Amplifier

Noninverting Proportional Amplifier

As shown in Figure 13, for a noninverting amplifier, the input voltage V_{IN} is amplified by a voltage gain that depends on the ratio of $R1$ to $R2$. The output voltage V_{OUT} is in phase with the input voltage V_{IN} . In fact, this circuit has a high input impedance because its input side is the same as the input side of the operational amplifier. The output voltage expression is

$$V_{OUT} = \left(1 + \frac{R2}{R1}\right) V_{IN} \quad (3)$$




Figure 13. Noninverting Proportional Amplifier


Layout Guidelines

Attention to good layout practices is always recommended. Keep traces short. When possible, use a PCB ground plane with surface-mount components placed as close to the device pins as possible. Place a 0.1μF capacitor closely across the supply pins.

These guidelines should be applied throughout the analog circuit to improve performance and provide benefits such as reducing the EMI susceptibility.

Package Description


SOT23-5



(Unit: mm)

Symbol	Min	Max
A	1.05	1.25
A1	0	0.1
A2	1.05	1.15
b	0.3	0.5
c	0.1	0.2
D	2.82	3.02
e	0.95(BSC)	
e1	1.9(BSC)	
E	1.5	1.7
E1	2.65	2.95
L	0.3	0.6
θ	0°	8°

SOP-8



(Unit: mm)

Symbol	Min	Max
A	1.300	1.600
A1	0.050	0.200
A2	0.550	0.650
A3	0.550	0.650
b	0.356	0.456
c	0.203	0.233
D	4.800	5.000
e	1.270(BSC)	
E	3.800	4.000
E1	5.800	6.200
L	0.400	0.800
θ	0°	8°

Attention

■ Any and all MSKSEMI Semiconductor products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your MSKSEMI Semiconductor representative nearest you before using any MSKSEMI Semiconductor products described or contained herein in such applications.

■ MSKSEMI Semiconductor assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specification of any and all MSKSEMI Semiconductor products described or contained herein.

■ Specifications of any and all MSKSEMI Semiconductor products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.

■ MSKSEMI Semiconductor strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.

■ In the event that any or all MSKSEMI Semiconductor products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.

■ No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of MSKSEMI Semiconductor.

■ Information (including circuit diagrams and circuit parameters) herein is for example only ; it is not guaranteed for volume production. MSKSEMI Semiconductor believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringement of intellectual property rights or other rights of third parties.

■ Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the MSKSEMI Semiconductor product that you intend to use.