

1. DESCRIPTION

These synchronous, presettable counters feature an internal carry look-ahead for application in high-speed counting designs. The 'LS160 and 'LS161 are decade counters and the 'LS163 is 4-bit binary counters. Synchronous operation is provided by having all flip-flops clocks simultaneously so that the outputs change coincident with each other when so instructed by the count-enable inputs and internal gating. This mode of operating eliminates the output counting spikes that are normally associated with asynchronous (ripple clock) counters, however counting spikes may occur on the (RCO) ripple carry output. A buffered clock input triggers the four flip-flops on the rising edge of the clock input waveform.

These counters are fully programmable; that is, the outputs may be preset to either level. As presetting is synchronous, setting up a low level at the load input disables the counter and causes the outputs to agree with the setup data after the next clock pulse regardless of the levels of the enable inputs. Low-to-high transition. This restriction is not application to the 'LS160 or 'LS163. The clear function for the 'LS160, and 'LS161 is asynchronous and a low level at the clear input sets all four of the flip-flop outputs low regardless of the levels of clock, load, or enable inputs. The clear function for the 'LS163 is synchronous and a low level at the clear input sets all full of the flip-flop outputs low after the next clock pulse, regardless of the levels of the enable inputs. This synchronous clear allows the count length to be modified easily as decoding the maximum count desired can be accomplished with one external NAND gate. The gate output is connected to the clear input too synchronously clear the counter to 0000(LLLL).


The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without additional gating. Instrumental in accomplishing this function are two count-enable inputs and a ripple carry output. The ripple carry output thus enabled will produce a high-level output pulse with a duration approximately equal to the high-level portion of the Q_A output. This high level overflow ripple carry pulse can be used to enable successive cascaded stages. Transitions at the enable P or T inputs of the 'LS160 thru 'LS163 are allowed regardless of the level of the clock input.

'LS160 thru 'LS163 feature a fully independent clock circuit. Changes at control inputs (enable P or T, or load) that will modify the operating mode have no effect until clocking occurs. The function of the counter (whether enabled, disabled, loading, or counting) will be dictated solely by the conditions meeting the stable setup and hold times.

2. FEATURES


- Internal Look-Ahead for Fast Counting
- Carry Output for n-Bit Cascading
- Synchronous Counting
- Synchronously Programmable
- Load Control Line
- Diode-Clamped Inputs

3. PIN CONFIGURATIONS




4. LOGIC SYMBOLS


'LS160



'LS161




'LS163




5. LOGIC DIAGRAM


'74LS160




'74LS161



'74LS163



6. SCHEMATICS OF INPUTS AND OUTPUTS



7. ABSOLUTE MAXIMUM RATINGS OVER OPERATING FREE-AIR TEMPERATURE RANGE (UNLESS OTHERWISE NOTES)

Supply voltage, V_{CC}	7V
Input voltage, V_I : 74LS160, 74LS161, 74LS163.....	7V
Operating free-air temperature range: DIP package.....	0°C to 70°C
Storage temperature range, T_{stg}	-65°C to 150°C

8. RECOMMENDED OPERATING CONDITIONS

			74LS160/161/163			UNIT
			MIN	NOM	MAX	
V _{CC}	Supply voltage		4.75	5	5.25	V
I _{OH}	High-level output current				-400	μA
I _{OL}	Low-level output current				8	mA
f _{clock}	Clock frequency		0		25	MHz
t _{w (clock)}	Width of clock pulse		25			ns
t _{w (clear)}	Width of clear pulse		20			ns
t _{su}	Set up time	Data inputs A,B,C,D	20			ns
		ENP or ENT	20			
		$\overline{\text{LOAD}}$	20			
		$\overline{\text{LOAD}}$ inactive state	20			
		CLR [†]	20			
		CLR inactive state	25			
t _h	Hold time at any input		3			ns
T _A	Operating free-air temperature		0		70	°C

9. ELECTRICAL CHARACTERISTICS OVER RECOMMENDED OPERATING FREE-AIR RANGE (UNLESS OTHERWISE NOTED)

PARAMETER			74LS160/161/163			UNIT
			MIN	TYP [‡]	MAX	
V _{IH}	High-level input voltage		2			V
V _{IL}	Low-level input voltage				0.8	V
V _{IK}	Input clamp voltage		V _{CC} = MIN, I _I = -18 mA		-1.5	V
V _{OH}	High-level output voltage		V _{CC} = MIN, V _{IL} = 0.8 V, V _{IH} = 2 V, I _{OH} = -400 μA		2.7 3.4	V
V _{OL}	Low-level output voltage		V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = V _{IL} MAX		0.25 0.4	V
			I _{OL} = 4 mA I _{OL} = 8 mA		0.35 0.5	
I _I	Input current at maximum input voltage	Data or ENP	V _{CC} = MAX, V _I = 7 V		0.1	mA
		$\overline{\text{LOAD}}$, CLK, or ENT			0.2	
		CLR			0.1	
		$\overline{\text{CLR}}$			0.2	
I _{IH}	High-level input current	Data or ENP	V _{CC} = MAX, V _I = 2.7 V		20	μA
		$\overline{\text{LOAD}}$, CLK, or ENT			40	
		CLR			20	
		$\overline{\text{CLR}}$			40	
I _{IL}	Low-level input current	Data or ENP	V _{CC} = MAX, V _I = 0.4 V		-0.4	mA
		$\overline{\text{LOAD}}$, CLK, or ENT			-0.8	
		CLR			-0.4	
		$\overline{\text{CLR}}$			-0.8	
I _{OS}	Short-circuit output current [§]		V _{CC} = MAX		-20 -100	mA
I _{CCH}	Supply current, all outputs high		V _{CC} = MAX		18 31	mA
I _{CCL}	Supply current, all outputs low		V _{CC} = MAX		19 32	mA

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[‡] All typical values are at V_{CC} = 5 V, T_A = 25°C.

[§] Not more than one output should be shorted at a time.

10. SWITCHING CHARACTERISTICS, $V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$

switching characteristics, $V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER [†]	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
fMAX			C _L = 15 pF, R _L = 2 kΩ	25	32		MHz
t _{PLH}	CLK	RCO			20	35	ns
t _{PHL}					18	35	
t _{PLH}	$\overline{\text{CLK}}$ (LOAD input high)	Any Q			13	24	ns
t _{PHL}					18	27	
t _{PLH}	$\overline{\text{CLK}}$ (LOAD input low)	Any Q			13	24	ns
t _{PHL}					18	27	
t _{PLH}	ENT	RCO			9	14	ns
t _{PHL}					9	14	
t _{PHL}	$\overline{\text{CLR}}$	Any Q			20	28	ns

[†] t_{PLH} = propagation delay time, low-to-high-level output

t_{PHL} = propagation delay time, high-to-low-level output

11. ORDERING INFORMATION

Ordering Information

Part Number	Device Marking	Package Type	Body size (mm)	Temperature (°C)	MSL	Transport Media	Package Quantity
XD74LS160	XD74LS160	DIP16	19.05 * 6.35	-0 to 70	MSL3	Tube 25	1000
XD74LS161	XD74LS161	DIP16	19.05 * 6.35	-0 to 70	MSL3	Tube 25	1000
XD74LS163	XD74LS163	DIP16	19.05 * 6.35	-0 to 70	MSL3	Tube 25	1000

12. DIMENSIONAL DRAWINGS

