

MSKSEMI 美森科

SEMICONDUCTOR



ESD



TVS



TSS



MOV



GDT



PLED

LM339DR-MS

Product specification

GENERAL DESCRIPTION

The LM339DR-MS is a voltage comparator used in integrated circuit. It provides lower offset voltage, higher power supply voltage capability, lower power supply current, lower propagation delay, wider temperature range and higher ESD performance.

The chip supports single power and dual power supply. For dual power supply, the supply voltage ranges from $\pm 1.5V$ to $\pm 18V$, and the V_S is at least $1.5V$ higher than the input common-mode voltage. The output is compatible with TTL and CMOS, and the drain current is not affected by the power supply voltage. The output can be connected to other drain open circuit output to achieve the wired-and" relationship.

The LM339DR-MS are available in Green SOP-14. It operates over an ambient temperature range of $-40^{\circ}C$ to $+125^{\circ}C$.



Features

- Wide Supply Range: 3V to 36V
- Low Input Offset: 2mV (Typ)
- Low Quiescent Current:
75 μA at $V_S=5V$
- Low Input Bias Current: 1nA
- Input Common-Mode Voltage Range
- Includes Ground
- Open-Drain Output
- Short Response Time
- SIZE PACKAGES: SOP-14

Applications

- Hysteresis Comparators
- Floor mopping robot
- One-way UPS
- Server PSU
- Cordless power tool
- Industrial Automation and Control
- Motor driver
- Instruments and apparatus

PIN DESCRIPTION AND MARKING

SOP-14	Pin Description	Marking
		

Pin Description

Pin Name	Pin Number	I/O	Description
	SOP-14		
OUTB	1	O	Output, channel B
OUTA	2	O	Output, channel A
V+	3	-	Positive (highest) power supply
-INA	4	I	Inverting input, channel A
+INA	5	I	Noninverting input, channel A
-INB	6	I	Inverting input, channel B
+INB	7	I	Noninverting input, channel B
-INC	8	I	Inverting input, channel C
+INC	9	I	Noninverting input, channel C
-IND	10	I	Inverting input, channel D
+IND	11	I	Noninverting input, channel D
V-	12	-	Negative(lowest) power supply
OUTD	13	O	Output, channel D
OUTC	14	O	Output, channel C

Package/Order Information

ORDERING NUMBER	Op Temp(°C)	Package	Packing Option
LM339DR-MS	-40°C~125°C	SOP-14	2500PCS

Absolute Maximum Ratings⁽¹⁾

		MIN	MAX	UNIT
Voltage	Supply, $V_s = (V+) - (V-)$		40	V
	Input pin (IN+, IN-) ⁽²⁾	(V-) - 0.3	(V+) + 0.3	V
	Signal output pin ⁽³⁾	(V-) - 0.3	(V+) + 0.3	V
Current	Signal Input pin (IN+, IN-) ⁽²⁾	-10	10	mA
	Signal output pin ⁽³⁾	-55	55	mA
Temperature	Operating Range	-40	125	°C
	Storage	-65	150	°C
	Junction		150	°C

(1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.

(2) Output terminals are diode-clamped to the power-supply rails. Output signals that can swing more than 0.5V beyond the supply rails should be current-limited to $\pm 55\text{mA}$ or less.

(3) Short-circuit from output to V_{CC} can cause excessive heating and eventual destruction.

ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	±2000	V
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	±1000	V

(1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

Recommended Operating Conditions

		MIN	MAX	UNIT
Supply voltage , $V_s = (V+) - (V-)$	Single-supply	3	36	V
	Dual-supply	±1.5	±18	V

SIMPLIFIED SCHEMATIC




Figure 1. Simplified Schematic

ELECTRICAL CHARACTERISTICS

At $T_A = 25^\circ\text{C}$, $V_S = +5\text{V}$, $V_{IN+} = V_S$, $V_{IN-} = 1.4\text{V}$, $R_{PU} = 10\text{k}\Omega$, unless otherwise noted.

Symbol	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
POWER SUPPLY						
Vs	Operating Voltage Range		3		36	V
Iq	Quiescent Current /per channel	Vs=5V		75		μA
		Vs=36V		110		μA
INPUT CHARACTERISTICS						
Vos	Input offset voltage		-5	2	5	mV
IB	Input Bias Current	VCM=Vs/2		1		nA
Ios	Input Offset Current			1		nA
VCM	Common-Mode Voltage Range		Vs-		Vs+-1.5	V
AVD	Large-signal Differential- voltage Amplification	Vs = 15 V, Vo = 1.4 V to 11.4 V , RL ≥ 15 kΩ to Vs	50	200		V/mV
OUTPUT CHARACTERISTICS						
IOH	High-level Output Current	VOH=36V, VID=1V		2	30	nA
IOL	Low-level Output Current	VOL=1.5V, VID=-1V		30		mA
VOL	Low-level Output Voltage	IOL=4mA, VID=-1V		270		mV
DYNAMIC CHARACTERISTICS						
tRT	Propagation Delay H To L	Vs=5V , RPU=5.1kΩ, Overdrive =10mV		485		ns
		Vs=5V , RPU=5.1kΩ, Overdrive =100mV		400		
	Propagation Delay L To H	Vs=5V , RPU=5.1kΩ, Overdrive =10mV		360		
		Vs=5V , RPU=5.1kΩ, Overdrive =100mV		90		

DETAILED DESCRIPTION

Overview

The LM339DR-MS family of comparators can operate up to 36V on the supply pin. This standard device has proven ubiquity and versatility across a wide range of applications. This is due to its low power and high speed. The open-drain output allows the user to configure the output's logic low voltage (V_{OL}) and can be utilized to enable the comparator to be used in AND functionality.




Figure 2. Functional Block Diagram

APPLICATION and IMPLEMENTATION

Application Information

The LM339DR-MS will typically be used to compare a single signal to a reference or two signals against each other. Many users take advantage of the open drain output (logic high with pull-up) to drive the comparison logic output to a logic voltage level to an MCU or logic device.

Typical Application




Figure 3. Typical Application Schematic

Power Supply Recommendations

For fast response and comparison applications with noisy or AC inputs, it is recommended to use a bypass capacitor on the supply pin to reject any variation on the supply voltage. This variation causes temporary fluctuations in the comparator's input common mode range and create an inaccurate comparison.

Layout

Layout Guidelines

For accurate comparator applications without hysteresis it is important maintain a stable power supply with minimized noise and glitches, which can affect the high-level input common mode voltage range. In order to achieve this, it is best to add a bypass capacitor between the supply voltage and ground. This should be implemented on the positive power supply and negative supply (if available). If a negative supply is not being used, do not put a capacitor between the IC's GND pin and system ground.

Layout Example





Figure 4. LM339DR-MS Layout Example

PACKAGE DESCRIPTION

SOP-14



(Unit: mm)

Symbol	Min	Max
A	1.350	1.750
A1	0.100	0.250
A2	1.350	1.550
b	0.310	0.510
c	0.100	0.250
D	8.450	8.850
e	1.270(BSC)	
E1	5.800	6.200
E	3.800	4.000
L	0.400	1.270
θ	0°	8°

Attention

■ Any and all MSKSEMI Semiconductor products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your MSKSEMI Semiconductor representative nearest you before using any MSKSEMI Semiconductor products described or contained herein in such applications.

■ MSKSEMI Semiconductor assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specification of any and all MSKSEMI Semiconductor products described or contained herein.

■ Specifications of any and all MSKSEMI Semiconductor products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.

■ MSKSEMI Semiconductor strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.

■ In the event that any or all MSKSEMI Semiconductor products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.

■ No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of MSKSEMI Semiconductor.

■ Information (including circuit diagrams and circuit parameters) herein is for example only ; it is not guaranteed for volume production. MSKSEMI Semiconductor believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringement of intellectual property rights or other rights of third parties.

■ Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the MSKSEMI Semiconductor product that you intend to use.