

Product Overview

The NCA1021 is a LIN (Local Interconnect Network) transceiver with a low-power mode and multiple wake-up methods. Support up to 20kbps for sending and receiving communication.

The NCA1021 has a sleep mode with extremely low power consumption. Support remote wake-up and local wake-up via LIN bus or other pins. The device can also use the INH output pin as a flag to control the working status of other devices in the local system to achieve low-power operation of the system.

The NCA1021 converts the signal received by TXD into a LIN bus signal through waveform shaping and slew rate adjustment to reduce Electro Magnetic Emission (EME). TXD has a fault timeout protection function to prevent the LIN bus from being occupied.

Key Features

- Fully compatible with the ISO 17987-4 standard
- Very low Electro Magnetic Emission (EME)
- High Electro Magnetic Immunity (EMI)
- Support for 12-V applications
- Input levels compatible with 3.3 V and 5 V devices
- Bus fault protection of -40V to +40V
- Wake-up source recognition (local or remote)
- Integrated LIN pull-up resistor
- Transmit data (TXD) dominant time out function
- K-line
- AEC-Q100

- Over temperature protection
- Data rate: up to 20Kbps
- Junction temperature: -40°C~150°C
- RoHS-compliant packages:

SOP8

DFN8

Applications

- Body sensor and module control
- Car steering wheel and instrument cluster
- Powertrain system and electric engine

Device Information

Part Number	Package	Body Size
NCA1021-Q1SPR	SOP8	4.90mm × 3.90mm
NCA1021-Q1DNR	DFN8	3.00mm × 3.00mm

Pins Diagram




Figure 1. NCA1021 Block Diagram

INDEX

1. PIN CONFIGURATION AND FUNCTIONS	3
2. ABSOLUTE MAXIMUM RATINGS	4
3. RECOMMENDED OPERATING CONDITIONS.....	4
4. THERMAL CHARACTERISTICS	5
5. SPECIFICATIONS	5
5.1. ELECTRICAL CHARACTERISTICS.....	5
5.2. SWITCHING ELECTRICAL CHARACTERISTICS.....	7
5.3. PARAMETER MEASUREMENT INFORMATION	9
6. FUNCTION DESCRIPTION	10
6.1. OVERVIEW.....	10
6.2. DEVICE FUNCTIONAL MODES.....	11
6.3. NORMAL MODE.....	12
6.4. SLEEP MODE.....	12
6.5. STANDBY MODE.....	12
6.6. TXD DOMINANT TIME-OUT FUNCTION	12
6.7. FAIL-SAFE FEATURES.....	12
7. APPLICATION NOTE	13
7.1. TYPICAL APPLICATION	13
8. PACKAGE INFORMATION	14
9. ORDER INFORMATION	17
10. DOCUMENTATION SUPPORT.....	17
11. TAPE AND REEL INFORMATION.....	18
12. REVISION HISTORY	21

1. Pin Configuration and Functions




Figure 1.1 NCA1021 Package

Table1.1 NCA1021 Pin Configuration and Description

NCA1021-DSPR PIN NO.	SYMBOL	FUNCTION
1	RXD	receive data output (open-drain); active LOW after a wake-up event
2	SLP_N	sleep control input (active LOW); controls inhibit output; resets wake-up source flag on TXD and wake-up request on RXD
3	WAKE_N	local wake-up input (active LOW); negative edge triggered
4	TXD	transmit data input; active LOW output after a local wake-up event
5	GND	ground
6	LIN	LIN bus line input/output
7	V _{BAT}	battery supply voltage
8	INH	battery related inhibit output for controlling an external voltage regulator; active HIGH after a wake-up event

2. Absolute Maximum Ratings

Parameters	Symbol	Min	Typ	Max	Unit	Comments
battery supply voltage	V _{BAT}	-0.3		40	V	
voltage on pin TXD	V _{TXD}	-0.3		6	V	I _{TXD} no limitation
		-0.3		7	V	I _{TXD} < 500 uA
voltage on pin RXD	V _{RXD}	-0.3		6	V	I _{RXD} no limitation
		-0.3		7	V	I _{RXD} < 500 uA
voltage on pin SLP_N	V _{SLP_N}	-0.3		6	V	I _{SLP_N} no limitation
		-0.3		7	V	I _{SLP_N} < 500 uA
voltage on pin LIN	V _{LIN}	-40		40	V	Limiting value with respect to GND, V _{BAT} and V _{WAKE_N}
voltage on pin WAKE_N	V _{WAKE_N}	-0.3		40	V	
current on pin WAKE_N	I _{WAKE_N}	-15			mA	only relevant if V _{WAKE_N} < V _{GND} -0.3 current will flow into pin GND
voltage on pin INH	V _{INH}	-0.3		V _{BAT} +0.3	V	
output current on pin INH	I _{O(INH)}	-50		15	mA	
electrostatic discharge voltage	V _{ESD}	-6		6	kV	on pins WAKE_N, LIN and V _{BAT} , according to IEC 61000-4-2
	HBM	-6		6	kV	HBM, on pins WAKE_N, LIN, V _{BAT} and INH
		-8		8	kV	HBM on pins RXD, SLP_N and TXD
	CDM	-2		2		All pins
virtual junction temperature	T _{vj}	-40		150	°C	
Storage Temperature	T _{stg}	-55		150	°C	

3. Recommended Operating Conditions

Parameters	Symbol	min	typ	max	unit
battery Supply Voltage	V _{BAT}	5.5		27	V
LIN Bus input voltage	V _{LIN}	0		27	V
TXD High level input voltage	V _{IH}	2		7	V
TXD Low level input voltage	V _{IL}	-0.3		0.8	V

4. Thermal Characteristics

Parameters	Symbol	SOP8	DFN8	Unit
Junction-to-Air Thermal Resistance	θ_{JA}	125.3	53.3	°C/W
Junction-to-case (top) thermal resistance	$\theta_{JC (top)}$	65.4	60	°C/W
Junction-to-board thermal resistance	θ_{JB}	68.7	25.6	°C/W

5. Specifications

5.1. Electrical Characteristics

($V_{BAT} = 5.5\text{ V}$ to 27 V , $T_j = -40^\circ\text{C}$ to 150°C . Unless otherwise noted, Typical values are at $V_{BAT} = 12\text{ V}$, $T_a = 25^\circ\text{C}$)

Parameters	Symbol	Min	Typ	Max	Unit	Comments
battery supply current	I_{BAT}			20	uA	Sleep mode, $V_{LIN} = V_{BAT} = V_{WAKE_N}$, $V_{TXD} = V_{SLP_N} = 0$
				150	uA	Standby mode; bus recessive $V_{INH} = V_{LIN} = V_{WAKE_N} = V_{BAT}$; $V_{TXD} = V_{SLP_N} = 0\text{ V}$
				1200	uA	Standby mode; bus dominant $V_{BAT} = V_{INH} = V_{WAKE_N} = 12\text{ V}$; $V_{LIN} = 0\text{ V}$ $V_{TXD} = 0\text{ V}$; $V_{SLP_N} = 0\text{ V}$
				1600	uA	Normal mode; bus recessive $V_{INH} = V_{LIN} = V_{WAKE_N} = V_{BAT}$ $V_{TXD} = 5\text{ V}$; $V_{SLP_N} = 5\text{ V}$
				4	mA	Normal mode; bus dominant $V_{BAT} = V_{INH} = V_{WAKE_N} = 12\text{ V}$ $V_{TXD} = 0\text{ V}$; $V_{SLP_N} = 5\text{ V}$
Power on reset	$V_{th(POR)L}$	1.6	3.1	3.9	V	Low-level power-on reset threshold voltage
	$V_{th(POR)H}$	2.3	3.4	4.3	V	High-level power-on reset threshold voltage
	$V_{hys(POR)}$	0.01	0.3	1	V	power-on reset hysteresis voltage
	$V_{th(VBATL)L}$	3.9	4.4	4.7	V	Low-level V_{BAT} LOW threshold voltage
	$V_{th(VBATL)H}$	4.2	4.7	4.9	V	High-level V_{BAT} LOW threshold voltage
	$V_{hys(VBATL)}$	0.01	0.3	1	V	V_{BAT} LOW hysteresis voltage
TXD						
High level input voltage	V_{IH}	2		7	V	
Low level input voltage	V_{IL}	-0.3		0.8	V	

Parameters	Symbol	Min	Typ	Max	Unit	Comments
hysteresis voltage	V _{hys}	50		400	mV	
Low level input current	I _{IL}	-5		5	uA	
Output Low current	I _{OL}	1.5			mA	local wake-up request; Standby mode; V _{WAKE_N} = 0 V; V _{LIN} = V _{BAT} ; V _{TXD} = 0.4 V
pull-down resistance on pin	R _{PD(TXD)}	140		1200	kΩ	
SLP_N						
High level input voltage	V _{IH}	2		7	V	
Low level input voltage	V _{IL}	-0.3		0.8	V	
hysteresis voltage	V _{hys}	50		400	mV	
Low level input current	I _{IL}	-5		5	uA	V _{SLP_N} = 0 V
pull-down resistance on pin	R _{PD(SLP_N)}	140		1200	kΩ	V _{SLP_N} = 5 V
RXD (Open drain)						
High level input current	I _{LH}	-5		5	uA	Normal mode; V _{LIN} = V _{BAT} ; V _{RXD} = 5 V
Output Low current	I _{OL}	1.5			mA	Normal mode; V _{LIN} = 0 V; V _{RXD} = 0.4 V
WAKE_N						
High level input voltage	V _{IH}	V _{BAT} -1		V _{BAT} +0.3	V	
Low level input voltage	V _{IL}	-0.3		V _{BAT} -3.3	V	
High level input current	I _{IH}	-5		5	uA	V _{WAKE_N} = 27 V; V _{BAT} = 27 V
Low level input current	I _{IL}	-30		-1	uA	V _{WAKE_N} = 0 V
INH						
switch-on resistance between pins V _{BAT} and INH	R _{sw(VBAT-INH)}		20	50	Ω	switch-on resistance between pins V _{BAT} and INH. Standby; Normal and Power-on modes; I _{INH} = -15 mA, V _{BAT} = 12 V
HIGH-level leakage current	I _{IH}	-5		5	uA	Sleep mode; V _{INH} = 27 V; V _{BAT} = 27 V
LIN						
current limitation for driver dominant state	I _{BUS_LIM}	40		100	mA	V _{BAT} = 18 V; V _{LIN} = 18 V V _{TXD} = 0V
pull-up resistance	R _{pu}	50		250	kΩ	Sleep mode; V _{SLP_N} = 0 V
receiver recessive input leakage current	I _{BUS_PAS_rec}			1	uA	V _{LIN} = 27 V; V _{BAT} = 5.5 V V _{TXD} = 5V
receiver dominant input leakage current including	I _{BUS_PAS_dom}	-600			uA	Normal mode; V _{TXD} = 5V V _{LIN} = 0 V; V _{BAT} = 12 V

Parameters	Symbol	Min	Typ	Max	Unit	Comments
pull-up resistor						
voltage drop at the serial diode	V _{SerDiode}	0.4		1	V	in pull-up path with R _{slave} , I _{SerDiode} = 10 uA Not tested in production guaranteed by design
loss-of-ground bus current	I _{BUS_NO_GND}	-750		10	uA	V _{BAT} = 27 V; V _{LIN} = 0V
loss-of-battery bus current	I _{BUS_NO_BAT}			1	uA	V _{BAT} = 0 V; V _{LIN} = 27 V
receiver dominant state	V _{BUSdom}			0.4V _{BAT}		
receiver recessive state	V _{BUSrec}	0.6V _{BAT}				
receiver center voltage	V _{BUS_CNT}	0.475V _B AT		0.525V _B AT	V	V _{BUS_CNT} = (V _{BUSrec} + V _{BUSdom})/2 V _{BAT} = 7V - 27V
receiver hysteresis voltage	V _{HYS}			0.175V _B AT		V _{HYS} = V _{BUSrec} - V _{BUSdom}
slave resistance	R _{slave}	20		47	kΩ	connected between pins LIN and V _{BAT} ; V _{LIN} = 0 V; V _{BAT} = 12 V
capacitance on pin LIN	C _{LIN}			30	pF	
dominant output voltage	V _{o(dom)}			1.4	V	Normal mode; V _{TXD} = 0 V, V _{BAT} = 7 V
				2.0	V	Normal mode; V _{TXD} = 0 V, V _{BAT} = 18 V

5.2.Switching Electrical Characteristics

(V_{BAT} = 5.5 V to 18 V, T_j = -40°C to 150°C. Unless otherwise noted, Typical values are at V_{BAT} = 12V, T_a = 25°C)

Parameters	Symbol	Min	Typ	Max	Unit	Comments
Duty cycles (bus load conditions (CBUS; RBUS): 1 nF; 1 kΩ/6,8 nF; 660 Ω/10 nF; 500 Ω)						
Duty Cycle 1	D1	0.396				V _{th(rec)} (max) = 0.744 × V _{BAT} V _{th(dom)} (max) = 0.581 × V _{BAT} V _{BAT} = 7 V to 18 V; t _{bit} = 50 us
		0.396				V _{th(rec)} (max) = 0.76 × V _{BAT} V _{th(dom)} (max) = 0.593 × V _{BAT} V _{BAT} = 5.5 V to 7 V; t _{bit} = 50 us
Duty Cycle 2	D2				0.581	V _{th(rec)} (min) = 0.422 × V _{BAT} V _{th(dom)} (min) = 0.284 × V _{BAT} V _{BAT} = 7.6 V to 18 V; t _{bit} = 50 us
					0.581	V _{th(rec)} (min) = 0.41 × V _{BAT} V _{th(dom)} (min) = 0.275 × V _{BAT} V _{BAT} = 6.1 V to 7 V; t _{bit} = 50 us

Parameters	Symbol	Min	Typ	Max	Unit	Comments
Duty Cycle 3	D3	0.417				Vth(rec)(max) = 0.778 × V _{BAT} Vth(dom)(max) = 0.616 × V _{BAT} V _{BAT} = 7 V to 18 V; t _{bit} = 96 us
		0.417				Vth(rec)(max) = 0.797 × V _{BAT} Vth(dom)(max) = 0.63 × V _{BAT} V _{BAT} = 5.5 V to 7 V; t _{bit} = 96 us
Duty Cycle 4	D4				0.59	Vth(rec)(min) = 0.389 × V _{BAT} Vth(dom)(min) = 0.251 × V _{BAT} V _{BAT} = 7.6 V to 18 V; t _{bit} = 96 us
					0.59	Vth(rec)(min) = 0.378 × V _{BAT} Vth(dom)(min) = 0.242 × V _{BAT} V _{BAT} = 6.1 V to 7 V; t _{bit} = 96 us
Timing characteristics						
fall time	tf			22.5	us	20%-80%
rise time	tr			22.5	us	C _{BUS} = 1 nF and R _{BUS} = 1 kΩ
difference between rise and fall time	t(r-f)	-6		6	us	C _{BUS} = 6.8 nF and R _{BUS} = 660 Ω C _{BUS} = 10 nF and R _{BUS} = 500 Ω
transmitter propagation delay	ttx_pd			10	us	rising and falling
transmitter propagation delay symmetry	ttx_sym	-4		4	us	
receiver propagation delay	trx_pd			6	us	rising and falling C _{RXD} = 20 pF and R _{RXD} = 2.4 kΩ
receiver propagation delay symmetry	trx_sym	-2		2	us	
LIN dominant wake-up time	twake(dom)LIN	30		150	us	Sleep mode
dominant wake-up time on pin WAKE_N	twake(dom)WAKE_N	7		80	us	Sleep mode
go to normal time	tgotonorm	2		15	us	time period for mode change from Sleep, Power-on or Standby mode into Normal mode
normal mode initialization time	tinit(norm)			20	us	normal mode, initialization time
go to sleep time	tgotosleep	2		30	us	time period for mode change from Normal mode into Sleep mode
TXD dominant time-out time	tto(dom)TXD	27		90	ms	V _{TXD} = 0 V

5.3. Parameter Measurement Information




Figure 5.1. Timing test circuit for LIN transceiver




Figure 5.2. Timing diagram LIN transceiver

6. Function Description

6.1. Overview

The NCA1021 is a LIN transceiver with a low-power mode and multiple wake-up methods. The NCA1021 is fully compatible with the ISO 17987-4 standard. The NCA1021 is providing high electromagnetic immunity and low emissions. The data rate of the NCA1021 is up to 20Kbps. The NCA1021 provides thermal protection and transmit data dominant time out function.




Figure6.1 Block diagram of NCA1021

6.2. Device Functional Modes




Figure 6.2 State diagram of NCA1021

Table 6.1. Function Table

Mode	SLP_N	LIN	TXD (output)	RXD	INH	Transmitter
Power-on	0	pull up by 30kohm	weak pull-down	floating	HIGH	Off
Normal ³	1	pull up by 30kohm	HIGH: recessive state LOW: dominant state	HIGH: recessive state LOW: dominant state	HIGH	ON
Sleep	0	weak pull up	weak pull-down	floating	floating	Off
Standby	0	pull up by 30kohm	weak pull-down if remote wake-up strong pull-down if local wake-up ¹	LOW ²	HIGH	Off

¹ The internal wake-up source flag (set if a local wake-up did occur and fed to pin TXD) will be reset after a positive edge on pin SLP_N.

² The wake-up interrupt (on pin RXD) is released after a positive edge on pin SLP_N.

³ Normal mode is entered after a positive edge on SLP_N. If TXD is LOW, the transmitter is off. In the event of a short-circuit to ground on pin TXD, the transmitter will be disabled.

6.3. Normal mode

Under the normal mode of NCA1021, it can receive and send Normally on the LIN bus. In the Normal mode, the transmitter receives the signal from the MCU via the TXD, and first determines the dominant timeout, and then converts it into an optimized bus signal slew rate and waveform shaping to minimize EME. The LIN bus output is pulled HIGH via an internal slave termination resistor. The receiver detects the signal on the LIN bus input and transmits it to the microcontroller through the RXD. The recessive level on the bus is high and the dominant level is low.

After NCA1021 is powered on and $t_{(SLP_N=1)} > t_{gotonorm}$, it will enter the Normal mode. If $SLP_N=0$, it will remain in Power-on mode. In Sleep mode or Standby mode, when $t_{(SLP_N=1)} > t_{gotonorm}$, the Normal mode can be entered.

6.4. Sleep mode

Sleep mode is the lowest power consumption mode of NCA1021. In Sleep mode the transmitter is disabled, releasing the INH to floating state. LIN is in a weak current pull-up state, which can prevent false remote wake-up events. The only way to enter sleep mode is to make $t_{(SLP_N=0)} > t_{gotosleep}$ in normal mode. The NCA1021 in sleep mode supports 3 different methods to wake up. They are wake-up remotely via LIN bus, and wake-up locally via SLP_N or $WAKE_N$.

6.5. Standby mode

When NCA1021 is in sleep mode, it will enter standby mode by local or remote wake-up by LIN bus or $WAKE_N$. In standby mode, the INH changes from floating to high, which can be used as a control flag for other devices. At the same time, the 30k Ω pull-up resistor between LIN and VBAT is reconnected. Standby mode is signaled by a Low-level on RXD which can be used as an interrupt for the microcontroller.

It should be noted that two different wake-up methods will cause different states of the TXD. After being remotely awakened by the LIN bus, TXD will be in a weak pull-down state. After being woken up locally by the $WAKE_N$, TXD will be in a strong pull-down state. Therefore, the status of TXD can be used as a basis for judging the wake-up mode.

In standby mode, set the SLP_N high ($t_{(SLP_N=1)} > t_{gotonorm}$) to enter the normal mode. Release the state of TXD and RXD at this time.

6.6. TXD dominant time-out function

A TXD dominant time-out timer circuit prevents the bus line from being driven to a permanent dominant state (blocking all network communication) if pin TXD is forced permanently LOW by a hardware and/or software application failure. The timer is triggered by a negative edge on pin TXD. If the duration of the Low-level on pin TXD exceeds the internal timer value ($t_{to(dom)TXD}$), the transmitter is disabled, driving the bus line into a recessive state. The timer is reset by a positive edge on pin TXD.

6.7. Fail-safe features

Pin TXD provides a pull-down to GND to force a predefined level on input pin TXD in case the pin TXD is unsupplied.

Pin SLP_N provides a pull-down to GND to force the transceiver into Sleep mode in case the pin SLP_N is unsupplied.

Pin RXD is set floating in case of lost power supply on pin VBAT.

The current of the transmitter output stage is limited to protect the transmitter against short circuit to pins VBAT or GND.

A loss of power (pins VBAT and GND) has no impact on the bus line and the microcontroller. There are no reverse currents from the bus. The LIN transceiver can be disconnected from the power supply without influencing the LIN bus.

The output driver at pin LIN is protected against overtemperature conditions. If the junction temperature exceeds the shutdown junction temperature $T_{j(sd)}$, the thermal protection circuit disables the output driver. The driver is enabled again when the junction temperature has dropped below $T_{j(sd)}$ and a recessive level is present at pin TXD.

If VBAT drops below $V_{th(VBATL)L}$, a protection circuit disables the output driver. The driver is enabled again when $V_{BAT} > V_{th(VBATL)H}$ and a recessive level is present at pin TXD.

7. Application Note

7.1. Typical Application

The NCA1021 requires a 0.1 μF bypass capacitors between VCC and GND. The bypass capacitance value can also be determined according to the actual situation of the system. The capacitor should be placed as close as possible to the package. Master node applications require an external 1k Ω pullup resistor and serial diode. The LIN external capacitance value is selected according to the actual situation (refer to ISO 17987-4:2016 5.3.6 Line characteristics), generally 220pF for the slave or 1nF for the master. If RXD on the MCU does not have an internal pull-up, an external pull-up resistor is required. The figure 7.1 is the basic schematic of NCA1021.




Figure 7.1 Basic schematic of NCA1021

8. Package Information





Figure 8.1 SOP8 Package Shape and Dimension in millimeters



LAND PATTERN EXAMPLE(mm)




Figure 8.2 SOP8 Package Board Layout Example




Figure 8.3 DFN8 Package Shape and Dimension in millimeters



9. Order Information

<i>Part Number</i>	<i>Max Data Rate (Kbps)</i>	<i>Junction Temperature</i>	<i>MSL</i>	<i>Package Type</i>	<i>Package Drawing</i>	<i>SPQ</i>
NCA1021-Q1SPR	20	-40 to 150°C	1	SOP8(150mil)	SOP8	2500
NCA1021-Q1DNR	20	-40 to 150°C	1	DFN8	DFN8	3000
NOTE: All packages are RoHS-compliant with peak reflow temperatures of 260 °C according to the JEDEC industry standard classifications and peak solder temperatures. All devices are AEC-Q100 qualified.						


10. Documentation Support

<i>Part Number</i>	<i>Product Folder</i>	<i>Datasheet</i>	<i>Technical Documents</i>	<i>Isolator selection guide</i>
NCA1021	Click here	Click here	Click here	Click here



11. Tape and Reel Information



PRODUCT SPECIFICATION						
TAPE WIDTH	ϕA ± 2.0	ϕN ± 2.0	W1	W2 (MAX)	W3	E (MIN)
08MM	330	178	8.4 ± 0.1	14.4	SHALL ACCOMMODATE TAPE WITH WITHOUT INTERFERENCE	5.5
12MM	330	178	12.4 ± 0.1	18.4		5.5
16MM	330	178	16.4 ± 0.1	22.4		5.5
24MM	330	178	24.4 ± 0.1	30.4		5.5
32MM	330	178	32.4 ± 0.1	38.4		5.5



SECTION X - X



SECTION Y - Y

A_0	6.50	+/- 0.1
B_0	5.30	+/- 0.1
K_0	2.20	+/- 0.1
K_1	1.90	+/- 0.1
F	5.50	+/- 0.1
P_1	8.00	+/- 0.1
W	12.00	+/- 0.3

- (I) Measured from centreline of sprocket hole to centreline of pocket.
- (II) Cumulative tolerance of 10 sprocket holes is ± 0.20 .
- (III) Measured from centreline of sprocket hole to centreline of pocket.
- (IV) Other material available.

ALL DIMENSIONS IN MILLIMETRES UNLESS OTHERWISE STATED





Figure 12.1 Tape and Reel Information of SOP8






Figure 12.2 Tape and Reel Information of DFN8

12. Revision History

Revision	Description	Date
1.0	Initial version	2022/11/18

IMPORTANT NOTICE

The information given in this document shall in no event be regarded as any warranty or authorization of, express or implied, including but not limited to accuracy, completeness, merchantability, fitness for a particular purpose or infringement of any third party's intellectual property rights.

You are solely responsible for your use of Novosense' products and applications, and for the safety thereof. You shall comply with all laws, regulations and requirements related to Novosense's products and applications, although information or support related to any application may still be provided by Novosense.

The resources are intended only for skilled developers designing with Novosense' products. Novosense reserves the rights to make corrections, modifications, enhancements, improvements or other changes to the products and services provided. Novosense authorizes you to use these resources exclusively for the development of relevant applications designed to integrate Novosense's products. Using these resources for any other purpose, or any unauthorized reproduction or display of these resources is strictly prohibited. Novosense shall not be liable for any claims, damages, costs, losses or liabilities arising out of the use of these resources.

For further information on applications, products and technologies, please contact Novosense (www.novosns.com).

Suzhou Novosense Microelectronics Co., Ltd