

## 4.7V to 60V Input, 3.5A, Step Down DC-DC Converter

### 1 Features

- Wide input voltage range of 4.7V to 60V
- Junction temperature range:  $-40^{\circ}\text{C}$  to  $+150^{\circ}\text{C}$
- Fixed 3ms internal soft start timer
- Peak current limit protection
- EN UVLO and thermal shutdown protection
- 0.8V 1% Internal Voltage Reference
- Adjustable switching frequency up to 2MHz
- 80m $\Omega$  High-Side MOSFET
- High Efficiency at Light Loads with Pulse Skipping mode
- Low Dropout at Light Loads with Integrated BOOT Recharge FET
- 65V Input over voltage protection
- Operate at high duty cycles approaching 100%
- ESOP8 package

### 2 Applications

- Appliances, power and garden tools
- High-cell-count battery packs (E-Bike, E-Scooter)
- Motor drives, drones, telecom
- Industrial Automation and Motor Control
- Vehicle Accessories: GPS, Entertainment
- USB Dedicated Charging Ports and Battery Chargers

### 3 Description

The PL8805 is a 60V, 3.5A, step down regulator with an integrated high side MOSFET. The device survives load dump pulses up to 65V. Current mode control provides simple external compensation and flexible component selection. A low ripple pulse skip mode reduces the no load supply current. Shutdown supply current is reduced to 10 $\mu\text{A}$  when the enable pin is pulled low.

Under voltage lockout is internally set at 4.7V but can be increased using the enable pin. The output voltage start up ramp is internally controlled to provide a controlled start up and eliminate overshoot.

A wide switching frequency range allows either efficiency or external component size to be optimized. Output current is limited cycle-by-cycle. Frequency foldback and thermal shutdown protects internal and external components during an overload condition.

Additional features of the PL8805 include ultra low IQ and high light load efficiency, innovative peak current protection, integrated VCC bias supply and bootstrap diode, precision enable and input UVLO, and thermal shutdown protection with automatic recovery.

### 4 Typical Application Schematic





Fig. 4-1 Typical Application Schematic

## 5 Pin Configuration and Functions



**Fig. 5-1 Pin-Function**

Pin		Description
Number	Name	
1	BST	Bootstrap gate drive supply.
2	VIN	Regulator supply input pin to high side power MOSFET and internal bias regulator. Connect directly to the input supply of the buck converter with short, low impedance paths.
3	EN/UVLO	Enable terminal, with internal pull-up current source. Pull below 1.2V to disable. Float to enable. Adjust the input under voltage lockout with two resistors.
4	ROSC	Resistor Timing. An internal amplifier holds this terminal at a fixed voltage when using an external resistor to ground to set the switching frequency. If the terminal is pulled above the PLL upper threshold, a mode change occurs and the terminal becomes a synchronization input. The internal amplifier is disabled and the terminal is a high impedance clock input to the internal PLL. If clocking edges stop, the internal amplifier is re-enabled and the operating mode returns to resistor frequency programming.
5	FB	Feedback input of voltage regulation comparator.
6	COMP	Error amplifier output and input to the output switch current (PWM) comparator. Connect frequency compensation components to this terminal.
7	GND	Ground connection for internal circuits
8	SW	The source of the internal high-side power MOSFET and switching node of the converter.
9	EP	Exposed pad of the package. No internal electrical connection. Solder the EP to the GND pin and connect to a large copper plane to reduce thermal resistance.

**6 Device Marking Information**

Part Number	Order Information	Package	Package Qty	Top Marking
PL8805	PL8805IES08A	ESOP8	4000	8805 RAAYMD

8805:Part Number

RAAYMD : RAA: LOT NO.; YMD: Package Date Code

## 7 Specifications

### 7.1 Absolute Maximum Ratings<sup>(Note1)</sup>

PARAMETER	MIN	MAX	Unit
VIN to GND	-0.3	80	V
EN to GND	-0.3	6.5	
FB to GND	-0.3	6.5	
ROSC to GND	-0.3	6.5	
BST to GND	-0.3	80	
BST to SW	-0.3	8	
SW to GND	-1.5	80	
COMP to GND	-0.3	6.5	

### 7.2 Handling Ratings

PARAMETER	DEFINITION	MIN	MAX	UNIT
T <sub>ST</sub>	Storage Temperature Range	-65	150	°C
T <sub>J</sub>	Junction Temperature	-40	+150	°C
V <sub>ESD</sub>	HBM Human body model		2	kV

### 7.3 Recommended Operating Conditions <sup>(Note 2)</sup>

	PARAMETER	MIN	MAX	Unit
Input Voltages	VIN	5.0	60	V
Temperature	Operating junction temperature range, T <sub>J</sub>	-40	+150	°C

### 7.4 Thermal Information<sup>(Note 3)</sup>

Symbol	Description	ESOP8	Unit
θ <sub>JA</sub>	Junction to ambient thermal resistance	41.1	°C/W
θ <sub>JC</sub>	Junction to case thermal resistance	37.3	
θ <sub>JB</sub>	Junction to board thermal resistance	30.6	

**Notes:**





- 1) Exceeding these ratings may damage the device.
- 2) The device function is not guaranteed outside of the recommended operating conditions.
- 3) Measured on approximately 1" square of 1 oz copper.


## 7.5 Electrical Characteristics

Typical values correspond to  $T_J = 25^{\circ}\text{C}$ . Minimum and maximum limits apply over the full  $-40^{\circ}\text{C}$  to  $150^{\circ}\text{C}$  junction temperature range unless otherwise indicated.  $V_{IN} = 24\text{V}$  and  $V_{EN}/UVLO = 2\text{V}$  unless otherwise stated.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>SUPPLY VOLTAGE (VIN TERMINAL)</b>					
Operating input voltage		4.7		60	V
Internal under voltage lockout threshold	Rising			4.5	V
Shutdown supply current	$EN = 0\text{V}$ , $25^{\circ}\text{C}$ , $4.5\text{V} = V_{IN} = 60\text{V}$	2.7		15	$\mu\text{A}$
Operating: non switching supply current	$FB = 0.9\text{V}$ , $TA = 25^{\circ}\text{C}$	146		175	$\mu\text{A}$
<b>ENABLE AND UVLO (EN TERMINAL)</b>					
Enable threshold voltage	No voltage hysteresis, rising and falling	1.1	1.2	1.3	V
<b>VOLTAGE REFERENCE</b>					
Voltage reference		0.79	0.8	0.808	V
<b>HIGH-SIDE MOSFET</b>					
On-resistance	$V_{IN} = 12\text{V}$ , $BST-SW = 6\text{V}$			80	$\text{m}\Omega$
<b>ERROR AMPLIFIER</b>					
Input current		50			nA
Error amplifier dc gain	$V_{FB} = 0.8\text{V}$	10,000			V/V
Min unity gain bandwidth		2500			kHz
Error amplifier source/sink	$V(\text{COMP}) = 1\text{V}$ , 100mV overdrive	$\pm 30$			$\mu\text{A}$
<b>CURRENT LIMIT</b>					
Current limit threshold	All $V_{IN}$ and temperatures, Open Loop	4.0	5.5	7.0	A
	$V_{IN} = 12\text{V}$ , $TA = 25^{\circ}\text{C}$ , Open Loop	4.0	5.5	7.0	A
<b>THERMAL SHUTDOWN</b>					
Thermal shutdown			175		$^{\circ}\text{C}$
Thermal shutdown hysteresis			10		$^{\circ}\text{C}$
<b>TIMING RESISTOR AND EXTERNAL CLOCK (ROSC/CLK TERMINAL)</b>					
Switching frequency range using RT mode		100		2000	kHz
Switching frequency	$ROSC = 22\text{k}\Omega$		330		kHz
Switching frequency range using CLK mode		160		2000	kHz
ROSC/CLK high threshold		1.55		2	V
ROSC/CLK low threshold		0.5		1.2	V

## 8 Typical Characteristics






Ch1 : SW Ch2 : Vin Ch3 : Vout Ch4 : IL

Vin=36V Vout=12V


Fig.8-7 Steady State waveform, Iout =0.35A



Ch1 : SW Ch2 : Vin Ch3 : Vout Ch4 : IL

Vin=36V Vout=12V


Fig.8-8 Steady State waveform, Iout =1.0A



Ch1 : SW Ch2 : Vin Ch3 : Vout Ch4 : IL

Vin=60V Vout=12V


Fig.8-9 Steady State waveform, Iout =0.15A



Ch1 : SW Ch2 : Vin Ch3 : Vout Ch4 : IL

Vin=60V Vout=12V


Fig.8-10 Steady State waveform, Iout =0.39A



Ch1 : SW Ch2 : Vin Ch3 : Vout Ch4 : IL

Vin=60V Vout=12V

Fig.8-11 Steady State waveform, Iout =0.5A




Ch1 : SW Ch2 : Vin Ch3 : Vout Ch4 : IL

Vin=60V Vout=12V


Fig.8-12 Steady State waveform, Iout =1.0A






Ch1 : SW Ch2 : Vin Ch3 : Vout Ch4 : IL  
Vin=48V Vout=12V

Fig.8-13 Vin Start up waveform, Iout =0A




Ch1 : SW Ch2 : Vin Ch3 : Vout Ch4 : IL  
Vin=48V Vout=12V

Fig.8-14 Vin Shut down waveform, Iout =0A




Ch1 : SW Ch2 : Vin Ch3 : Vout Ch4 : IL  
Vin=48V Vout=12V

Fig.8-15 Vin Start up waveform, Iout =1.0A




Ch1 : SW Ch2 : Vin Ch3 : Vout Ch4 : IL  
Vin=48V Vout=12V

Fig.8-16 Vin Shut down waveform, Iout =1.0A



Ch1 : SW Ch2 : EN Ch3 : Vout Ch4 : IL  
Vin=48V Vout=12V


Fig.8-17 EN Start up waveform, Iout =0A



Ch1 : SW Ch2 : EN Ch3 : Vout Ch4 : IL  
Vin=48V Vout=12V


Fig.8-18 EN Shut down waveform, Iout =0A





Ch1 : SW Ch2 : EN Ch3 : Vout Ch4 : IL  
Vin=48V Vout=12V

Fig.8-19 EN Start up waveform, Iout =1.0A



Ch1 : SW Ch2 : EN Ch3 : Vout Ch4 : IL  
Vin=48V Vout=12V

Fig.8-20 EN Shut down waveform, Iout =1.0A

## 9 Detailed Descriptions

### 9.1 Overview

The PL8805 is a 60V, 3.5A, step-down (buck) regulator with an integrated high side n-channel MOSFET. The device implements constant frequency, current mode control which reduces output capacitance and simplifies external frequency compensation. The wide switching frequency range of 100 kHz to 2500 kHz allows either efficiency or size optimization when selecting the output filter components. The switching frequency is adjusted using a resistor to ground connected to the ROSC terminal. The device has an internal phase-locked loop (PLL) connected to the ROSC terminal that will synchronize the power switch turn on to a falling edge of an external clock signal.

The PL8805 has a default input start-up voltage of approximately 4.7V. The EN terminal can be used to adjust the input voltage undervoltage lockout (UVLO) threshold with two external resistors. An internal pull up current source enables operation when the EN terminal is floating.

The integrated 80mΩ high side MOSFET supports high efficiency power supply designs capable of delivering 3.5 amperes of continuous current to a load. The gate drive bias voltage for the integrated high side MOSFET is supplied by a bootstrap capacitor connected from the BST to SW terminals. An automatic BST capacitor recharge circuit allows the PL8805 to operate at high duty cycles approaching 100%. Therefore, the maximum output voltage is near the minimum input supply voltage of the application.

Output overvoltage transients are minimized by an Overvoltage Protection (OVP) comparator. When the OVP comparator is activated, the high side MOSFET is turned off and remains off until the output voltage is less than 108% of the desired output voltage.

The PL8805 includes an internal soft-start circuit that slows the output rise time during start-up to reduce in-rush current and output voltage overshoot. Output overload conditions reset the soft-start timer. When the overload condition is removed, the soft-start circuit controls the recovery from the fault output level to the nominal regulation voltage. A frequency foldback circuit reduces the switching frequency during start-up and overcurrent fault conditions to help maintain control of the inductor current.

### 9.2 Functional Block Diagram




Fig. 9-2 Block Diagram

### 9.3 Fixed Frequency PWM Control

The PL8805 uses fixed frequency, peak current mode control with adjustable switching frequency. The output voltage is compared through external resistors connected to the FB terminal to an internal voltage reference by an error amplifier. An internal oscillator initiates the turn on of the high side power switch. The error amplifier output at the COMP terminal controls the high side power switch current. When the high side MOSFET switch current reaches the threshold level set by the COMP voltage, the power switch is turned off. The COMP terminal voltage will increase and decrease as the output current increases and decreases. The device implements current limiting by clamping the COMP terminal voltage to a maximum level. The pulse skipping Eco-mode is implemented with a minimum voltage clamp on the COMP terminal.

### 9.4 Slope Compensation Output Current

The PL8805 adds a compensating ramp to the MOSFET switch current sense signal. This slope compensation prevents sub-harmonic oscillations at duty cycles greater than 50%. The peak current limit of the high side switch is not affected by the slope compensation and remains constant over the full duty cycle range.

### 9.5 Pulse Skip mode

The PL8805 operates in a pulse skipping mode at light load currents to improve efficiency by reducing switching and gate drive losses. If the output voltage is within regulation and the peak switch current at the end of any switching cycle is below the pulse skipping current threshold, the device enters pulse skipping mode. The pulse skipping current threshold is the peak switch current level corresponding to a nominal COMP voltage of 600mV. When in this mode, the COMP terminal voltage is clamped at 600mV and the high side MOSFET is inhibited. Since the device is not switching, the output voltage begins to decay. The voltage control loop responds to the falling output voltage by increasing the COMP terminal voltage. The high side MOSFET is enabled and switching resumes when the error amplifier lifts COMP above the pulse skipping threshold. The output voltage recovers to the regulated value, and COMP eventually falls below the mode pulse skipping threshold at which time the device again enters pulse skipping mode. The internal PLL remains operational when in pulse skipping mode. When operating at light load currents in pulse skipping mode, the switching transitions occur synchronously with the external clock signal.

### 9.6 Low Dropout Operation and Bootstrap Voltage (BST)

The PL8805 provides an integrated BST strap voltage regulator. A small capacitor between the BST and SW terminals provides the gate drive voltage for the high side MOSFET. The BST capacitor is refreshed when the high side MOSFET is off and the external low side diode conducts. The recommended value of the BST capacitor is 0.1μF. A ceramic capacitor with an X7R or X5R grade dielectric with a voltage rating of 10V or higher is recommended for stable performance over temperature and voltage.

Since the gate drive current sourced from the BST capacitor is small, the high side MOSFET can remain on for many switching cycles before the MOSFET is turned off to refresh the capacitor. Thus the effective duty cycle of the switching regulator can be high, approaching 100%. The effective duty cycle of the converter during dropout is mainly influenced by the voltage drops across the power MOSFET, the inductor resistance, the low side diode voltage and the printed circuit board resistance.

### 9.7 Error Amplifier

The PL8805 voltage regulation loop is controlled by a transconductance error amplifier. The error amplifier compares the FB terminal voltage to the lower of the internal soft-start voltage or the internal 0.8V voltage reference. The transconductance (gm) of the error amplifier is 350μA/V during normal operation. During soft-start operation, the transconductance is reduced to 78μA/V and the error amplifier is referenced to the internal soft-start voltage.

The frequency compensation components (capacitor, series resistor and capacitor) are connected between the error amplifier output COMP terminal and GND terminal.

### 9.8 Regulation Comparator

The feedback voltage at FB is compared to an internal 0.8V reference. The PL8805 voltage regulation loop regulates the output voltage by maintaining the FB voltage equal to the internal reference voltage,  $V_{REF}$ . A resistor divider programs the ratio from output voltage  $V_{OUT}$  to FB. For a target  $V_{OUT}$  set point, calculate  $R_{FB2}$  based on the selected  $R_{FB1}$  using **Equation 1**.

$$R_{FB2} = \frac{0.8V}{V_{OUT}-0.8V} \times R_{FB1} \quad (1)$$

Recommending selecting  $R_{FB1}$  in the range of 100kΩ to 1MΩ for most applications. A larger  $R_{FB1}$  consumes less DC current, which is mandatory if light load efficiency is critical.  $R_{FB1}$  larger than 1MΩ is not recommended as the feedback path becomes more susceptible to noise. It is important to route the feedback trace away from the noisy area of the PCB and keep the feedback resistors close to the FB pin.

## 9.9 Enable/Under voltage Lockout (EN/UVLO)

The PL8805 is enabled when the VIN terminal voltage rises above 5.0V and the EN terminal voltage exceeds the enable threshold of 1.2V. The PL8805 is disabled when the VIN terminal voltage falls below 4.5V or when the EN terminal voltage is below 1.2V. The EN terminal has an internal pull-up current source of 1.2uA that enables operation of the PL8805 when the EN terminal floats.

## 9.10 Internal Soft Start

The PL8805 employs an internal soft start control ramp that allows the output voltage to gradually reach a steady state operating point, thereby reducing start up stresses and current surges. The soft start feature produces a controlled, monotonic output voltage start up. The soft start time is internally set to 3ms.

## 9.11 Adjustable Switching Frequency

Determine the  $R_{ROSC}$  resistor using **Equation 2** to set a specific switching frequency in CCM.

$$F_{SW}(\text{kHz}) = \frac{7095}{R_{ROSC}(\text{k}\Omega)} \quad (2)$$

## 9.12 Overvoltage Protection

The PL8805 incorporates an output overvoltage protection (OVP) circuit to minimize voltage overshoot when recovering from output fault conditions or strong unload transients in designs with low output capacitance. For example, when the power supply output is overloaded the error amplifier compares the actual output voltage to the internal reference voltage. If the FB terminal voltage is lower than the internal reference voltage for a considerable time, the output of the error amplifier will increase to a maximum voltage corresponding to the peak current limit threshold. When the overload condition is removed, the regulator output rises and the error amplifier output transitions to the normal operating level. In some applications, the power supply output voltage can increase faster than the response of the error amplifier output resulting in an output overshoot.

The OVP feature minimizes output overshoot when using a low value output capacitor by comparing the FB terminal voltage to the rising OVP threshold which is nominally 109% of the internal voltage reference. If the FB terminal voltage is greater than the rising OVP threshold, the high side MOSFET is immediately disabled to minimize output overshoot. When the FB voltage drops below the falling OVP threshold which is nominally 106% of the internal voltage reference, the high side MOSFET resumes normal operation.

## 9.13 Thermal Shutdown

The PL8805 provides an internal thermal shutdown to protect the device when the junction temperature exceeds 175°C. The high side MOSFET stops switching when the junction temperature exceeds the thermal trip threshold. Once the die temperature falls below 164°C, the device reinitiates the power up sequence controlled by the internal soft-start circuitry.

## 10 Applications and Implementation

### 10.1 Selecting the Inductor

The operating frequency and inductor selection are interrelated in that higher operating frequencies allow the use of smaller inductor and capacitor values. The inductor value has a direct effect on ripple current.

For a given ripple, the inductance terms in continuous mode are as **Equation 3**.

$$L = \frac{V_{OUT}}{f_s \times \Delta I_L} \left( 1 - \frac{V_{OUT}}{V_{IN}} \right) \quad (3)$$

where:  $f_s$  is operating frequency, kHz

$\Delta I_L$  is maximum inductor ripple current, A, usually select 20~40% maximum output current.

For high efficiency, choose an inductor with low core loss, such as ferrite. Also, the inductor should have low DC resistance to reduce the  $I^2R$  losses, and must be able to handle the peak inductor current without saturating. To minimize radiated noise, use a toroid, pot core or shielded bobbin inductor.

### 10.2 Output Capacitor ( $C_{OUT}$ )

Select a ceramic output capacitor to limit the capacitive voltage ripple at the converter output. This is the sinusoidal ripple voltage that is generated from the triangular inductor current ripple flowing into and out of the capacitor. Select an output capacitance using **Equation 4** to limit the voltage ripple component to 0.5% of the output voltage.

$$C_{OUT} \geq \frac{\Delta I_L}{8 \times F_{SW} \times V_{OUT(ripple)}} \quad (4)$$

Substituting  $\Delta I_{L(nom)}$  of 447mA gives  $C_{OUT}$  greater than 3.1 $\mu$ F. With voltage coefficients of ceramic capacitors taken in consideration, a 22 $\mu$ F, 25V rated capacitor with X7R dielectric is selected.

### 10.3 Input Capacitor ( $C_{IN}$ )

An input capacitor is necessary to limit the input ripple voltage while providing AC current to the buck power stage at every switching cycle. To minimize the parasitic inductance in the switching loop, position the input capacitors as close as possible to the VIN and GND pins of the PL8805. The input capacitors conduct a square wave current of peak to peak amplitude equal to the output current. It follows that the resultant capacitive component of AC ripple voltage is a triangular waveform. Together with the ESR related ripple component, the peak-to-peak ripple voltage amplitude is given by **Equation 5**.

$$V_{IN(ripple)} = \frac{I_{OUT} \times D \times (1-D)}{F_{SW} \times C_{IN}} + I_{OUT} \times R_{ESR} \quad (5)$$

The input capacitance required for a load current, based on an input voltage ripple specification ( $\Delta VIN$ ), is given by **Equation 6**:

$$C_{IN} \geq \frac{I_{OUT} \times D \times (1-D)}{F_{SW} \times (V_{IN(ripple)} - I_{OUT} \times R_{ESR})} \quad (6)$$

The recommended high-frequency input capacitance is 2.2 $\mu$ F or higher. Ensure the input capacitor is a high quality X7S or X7R ceramic capacitor with sufficient voltage rating for  $C_{IN}$ . Based on the voltage coefficient of ceramic capacitors, choose a voltage rating of twice the maximum input voltage. Additionally, some bulk capacitance is required if the PL8805 is not located within approximately 5cm from the input voltage source. This capacitor provides parallel damping to the resonance associated with parasitic inductance of the supply lines and high Q ceramics.

## 11 PCB Layout

### 11.1 Guideline

Layout is a critical portion of good power supply design. The following guidelines will help users design a PCB with the best power conversion performance, thermal performance, and minimized generation of unwanted EMI.

1. Place the input decoupling capacitor, catch diode, and the PL8805 (VIN, SW, and GND) as close to each other as possible.
2. Keep the power traces very short and fairly wide, especially for the SW node. This can help greatly reduce voltage spikes on the SW node and lower the EMI noise level.
3. Run the feedback trace as far from the inductor and noisy power traces (like the SW node) as possible.
4. Place thermal vias with 15mil barrel diameter and 40mil pitch (distance between the centers) under the exposed pad to improve thermal conduction.

### 11.2 Application Examples






Fig. 11-2-1 Schematic





## 12 Packaging Information



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min.	Max.	Min.	Max.
A	1.300	1.700	0.051	0.067
A1	0.000	0.100	0.000	0.004
A2	1.350	1.550	0.053	0.061
b	0.330	0.510	0.013	0.020
c	0.170	0.250	0.007	0.010
D	4.700	5.100	0.185	0.201
D1	3.202	3.402	0.126	0.134
E	3.800	4.000	0.150	0.157
E1	5.800	6.200	0.228	0.244
E2	2.313	2.513	0.091	0.099
e	1.270(BSC)		0.050(BSC)	
L	0.400	1.270	0.016	0.050
θ	0°	8°	0°	8°

### IMPORTANT NOTICE

Powlicon Microelectronics Co. Ltd. assumes no responsibility for any error which may appear in this document. Powlicon Microelectronics Co. Ltd. reserves the right to change devices or specifications detailed herein at any time without notice. Powlicon Microelectronics Co. Ltd. does not assume any liability arising out of the application or use of any product described herein; neither it does it convey any license under its patent rights, nor the rights of others. Powlicon Microelectronics Co. Ltd. products are not authorized for use as critical components in life support devices or systems without written approval letter from the Chief Executive Officer of Powlicon Microelectronics Co. Ltd. The use of products in such applications shall assume all risks of such use and will agree to not hold against Powlicon Microelectronics Co. Ltd. for any damage.