



Description:

This P-Channel MOSFET uses advanced trench technology and design to provide excellent $R_{DS(ON)}$ with low gate charge. It can be used in a wide variety of applications.



Features:

- 1) $V_{DS}=-60V, I_D=-13A, R_{DS(ON)}<90\text{ m}\Omega @V_{GS}=-10V$
- 2) Low gate charge.
- 3) Green device available.
- 4) Advanced high cell density trench technology for ultra $R_{DS(ON)}$.
- 5) Excellent package for good heat dissipation.

Package Marking and Ordering Information:

Part NO.	Marking	Package	Packing
IRFR9024N	FR9024N	TO- 252	2500 pcs/Reel

Absolute Maximum Ratings: ($T_C=25^\circ\text{C}$ unless otherwise noted)

Symbol	Parameter	Ratings	Units
V_{DS}	Drain-Source Voltage	-60	V
V_{GS}	Gate-Source Voltage	± 20	V
I_D	Continuous Drain Current	-13	A
	Continuous Drain Current- $T_C=100^\circ\text{C}$	-9.5	
	Pulsed Drain Current ¹	-45	
P_D	Power Dissipation	36	W
T_J, T_{STG}	Operating and Storage Junction Temperature Range	-55 to +150	°C

Thermal Characteristics:

Symbol	Parameter	Max	Units
R_{eJC}	Thermal Resistance,Junction to Case	3.5	°C/W
R_{eJA}	Thermal Resistance,Junction to Ambient	110	

Electrical Characteristics: ($T_C=25^\circ\text{C}$ unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
Off Characteristics						
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{\text{GS}}=0\text{V}, I_D=250 \mu\text{A}$	-60	---	---	V
I_{DSS}	Zero Gate Voltage Drain Current	$V_{\text{GS}}=0\text{V}, V_{\text{DS}}=-48\text{V}$	---	---	-1	μA
I_{GSS}	Gate-Source Leakage Current	$V_{\text{GS}}=\pm 20\text{V}, V_{\text{DS}}=0\text{A}$	---	---	± 100	nA
On Characteristics						
$V_{\text{GS}(\text{th})}$	GATE-Source Threshold Voltage	$V_{\text{GS}}=V_{\text{DS}}, I_D=250 \mu\text{A}$	-1	---	-2.5	V
$R_{\text{DS}(\text{ON})}$	Drain-Source On Resistance ²	$V_{\text{GS}}=-10\text{V}, I_D=-12\text{A}$	---	80	90	$\text{m}\Omega$
		$V_{\text{GS}}=-4.5\text{V}, I_D=-6\text{A}$	---	95	125	$\text{m}\Omega$
Dynamic Characteristics						
C_{iss}	Input Capacitance	$V_{\text{DS}}=-15\text{V}, V_{\text{GS}}=0\text{V}, f=1\text{MHz}$	---	1079	---	pF
C_{oss}	Output Capacitance		---	72	--	
C_{rss}	Reverse Transfer Capacitance		---	49	---	
Switching Characteristics						
$t_{\text{d}(\text{on})}$	Turn-On Delay Time	$V_{\text{DS}}=-15\text{V}, I_D=-1\text{A}, R_{\text{ENG}}=3.3 \Omega, V_{\text{GS}}=-10\text{V}$	---	8.7	---	ns
t_r	Rise Time		---	19.5	---	ns
$t_{\text{d}(\text{off})}$	Turn-Off Delay Time		---	47.1	---	ns
t_f	Fall Time		---	9.5	---	ns
Q_g	Total Gate Charge	$V_{\text{GS}}=-4.5\text{V}, V_{\text{DS}}=-12\text{V}, I_D=-6\text{A}$	---	11.7	---	nc
Q_{gs}	Gate-Source Charge		---	1.83	---	nc
Q_{gd}	Gate-Drain "Miller" Charge		---	6.48	---	nc
Drain-Source Diode Characteristics						
V_{SD}	Diode Forward Voltage	$V_{\text{GS}}=0\text{V}, I_{\text{SD}}=-1\text{A}$	---	---	-1	V
I_s	Continuous Drain Current ^{1,5}	$V_{\text{D}}=V_{\text{G}}=0\text{V}$	---	---	-13	A
I_{SM}	Pulsed Drain Current		---	---	-34	A

Notes:

- 1.The data tested by surface mounted on a 1 inch² FR-4 board with 2OZ copper.
- 2.The data tested by pulsed , pulse width $\leq 300\text{us}$, duty cycle $\leq 2\%$
- 3.The EAS data shows Max. rating . The test condition is $V_{\text{DD}}=-25\text{V}, V_{\text{GS}}=-10\text{V}, L=0.1\text{mH}, I_{\text{AS}}=-24.4\text{A}$
- 4.The power dissipation is limited by 150°C junction temperature 5.The data is theoretically the same as I_D and I_{DM} , in real applications , should be limited by total power dissipation.

Typical Characteristics: ($T_c=25^\circ\text{C}$ unless otherwise noted)




Fig.1 Typical Output Characteristics




Fig.2 On-Resistance v.s Gate-Source




Fig.3 Forward Characteristics of Reverse




Fig.4 Gate-Charge Characteristics




Fig.5 Normalized $V_{GS(th)}$ v.s T_J










Fig.6 Normalized $R_{DS(on)}$ v.s T_J


Fig.7 Capacitance

Fig.8 Safe Operating Area

Fig.9 Normalized Maximum Transient Thermal Impedance

Fig.10 Switching Time Waveform

Fig.11 Unclamped Inductive Waveform

TO-252 Package Information


Package Outline Type-A



UNIT: mm


DIM.	MILLIMETER		
	MIN.	NOM.	MAX.
A	2.18	2.30	2.39
A1	0	--	0.13
b	0.64	0.76	0.89
c	0.40	0.50	0.61
c1	0.46	0.50	0.58
D	5.97	6.10	6.23
D1	5.05	--	--
E	6.35	6.60	6.73
E1	4.32	--	--
b3	5.21	5.38	5.55
e	2.29 BSC		
H	9.40	10.00	10.40
L	0.89	--	1.27
L2	1.40	--	1.78
V1	7° REF		
V2	0°	--	6°

Package Outline Type-B



DIM.	MILLIMETER		
	MIN.	NOM.	MAX.
A	2.10	2.30	2.40
A1	0	--	0.13
b	0.66	0.76	0.86
b3	5.21	5.38	5.55
c	0.40	0.50	0.60
c1	0.44	0.50	0.58
D	5.90	6.10	6.30
D1	5.30REF		
E	6.40	6.60	6.80
E1	4.63	-	-
e	2.29 BSC		
H	9.50	10.00	10.70
L	1.09	--	1.21
L2	1.35	--	1.65
V1	7° REF		
V2	0°	--	6°

Recommended Soldering Footprint



Marking Information:

①. Doingter LOGO


②. Date Code(YWWG / R)

Y : Year Code , last digit of the year

WW : Week Code(01-53)

G/R : G(Green) /R(Lead Free)

③. Part NO.



Attention :

- Information furnished in this document is believed to be accurate and reliable. However, Shenzhen Doingter Semiconductor Co.,Ltd. assumes no responsibility for the consequences of use without consideration for such information nor use beyond it.
 - Information mentioned in this document is subject to change without notice, apart from that when an agreement is signed, Shenzhen Doingter complies with the agreement. Products and information provided in this document have no infringement of patents.
 - Shenzhen Doingter assumes no responsibility for any infringement of other rights of third parties which may result from the use of such products and information. This document supersedes and replaces all information previously supplied.
-  Is a registered trademark of Shenzhen Doingter Semiconductor Co., Ltd. Copyright © 2013 Shenzhen Doingter Semiconductor Co., Ltd. Printed All rights reserved.