

MediaClock™ Mini Disc Clock Generator

Features

- Integrated phase-locked loop (PLL)
- Low jitter, high accuracy outputs
- 3.3 V operation
- 8-pin SOIC package

Benefits

- High performance PLL tailored for mini disc applications.
- Meets critical timing requirements in complex system designs.
- Enables application compatibility.
- Industry standard package saves on board space.

Part Number	Outputs	Input Frequency Range	Output Frequencies
CY24115-2	1	1 MHz-30 MHz	90.3168 MHz and 180.6336 MHz (selectable)

Logic Block Diagram




Table 1. CLKSEL Function, CY24115-2

CLKSEL	CLKA	Unit	PPM Error
0	90.3168	MHz	0
1	180.6336	MHz	0


Table 2. Input Frequency Function, CY24115-2

FS1	FS0	Xtal Input Un	
0	0	2.8224	MHz
0	1	5.6448	MHz
1	0	11.2896	MHz
1	1	22.5792	MHz



Pin Configurations

Figure 1. 8-pin SOIC pinout



Pin Definitions

Pin Name	Pin Number	Pin Description	
X _{IN}	1	Reference input (crystal or external input)	
V_{DD}	2	3.3V voltage supply	
CLKSEL	3	CLKA select line For 24115-2, see Table 1 on page 1 for output values	
V _{SS}	4	Ground	
CLKA	5	15-2: 90.3168 MHz and180.6336 MHz (frequency selectable). See Table 1 on page 1.	
FS0	6	Input frequency FS0. See Table 2 on page 1.	
FS1	7	Input frequency FS1. See Table 2 on page 1.	
X _{OUT} ^[1]	8	Reference output	

 $[\]label{eq:Note} \mbox{1. Float X_{OUT} if X_{IN} is externally driven.}$



Absolute Maximum Conditions

Parameter	Description	Min	Max	Unit
V_{DD}	Supply Voltage	-0.5	7.0	V
T _S	Storage Temperature ^[2]		125	°C
T _J	Junction Temperature	_	125	°C
	Digital Inputs		V _{DD} + 0.3	V
	Digital Outputs Referred to V _{DD}		V _{DD} + 0.3	V
	Electrostatic Discharge	2	_	kV

Recommended Operating Conditions

Parameter	Description		Тур	Max	Unit
V_{DD}	Operating Voltage	3.14	3.3	3.47	V
T _A	Ambient Temperature	0	_	70	°C
C _{LOAD}	Max. Load Capacitance	_	_	15	pF
f _{REF}	Reference Frequency	2.8224	_	22.5792	MHz
t ₁	Driven Reference Edge Rate	0.8	-	-	V/ns
DC _{IN}	Driven Reference Duty Cycle		_	60	%
C _{IN}	X _{IN} , X _{OUT} capacitance	_	12		pF
t _{PU}	Power up time for all VDD's to reach minimum specified voltage (power ramps must be monotonic)	0.05	_	500	ms

DC Electrical Characteristics

Parameter	Name	Description	Min	Тур	Max	Unit
I _{OH}	Output High Current	$V_{OH} = V_{DD} - 0.5 \text{ V},$ $V_{DD} = 3.3 \text{ V (source)}$	12	24	-	mA
I _{OL}	Output Low Current	$V_{OL} = 0.5, V_{DD} = 3.3 V (sink)$	12	24	-	mA
C _{IN}	Input Capacitance	CLKSEL, FS0, FS1, excludes XIN, XOUT	_	-	7	pF
V_{IL}	Input Low Voltage		_	-	30	% of V _{DD}
V _{IH}	Input High Voltage		70	-	-	% of V _{DD}
I _{IZ}	Input Leakage Current		_	5	-	μΑ
I _{DD}	Supply Current	Sum of core and output current	-	_	35	mA

Note
2. Rated for 10 years.

Document Number: 38-07275 Rev. *I



AC Electrical Characteristics

 $(V_{DD} = 3.3 V)$

Parameter [3]	Name	Description	Min	Тур	Max	Unit
DC	Output Duty Cycle	Duty cycle is defined in Figure 3, 50% of V _{DD}	45	50	55	%
t ₃	Rising Edge Slew Rate	Output clock rise time, 20%–80% of V _{DD}	0.8	1.4	-	V/ns
t ₄	Falling Edge Slew Rate	Output clock fall time, 80%–20% of V _{DD}	0.8	1.4	-	V/ns
t ₉	Clock Jitter	Peak to peak period jitter	-	-	350	ps
t ₁₀	PLL Lock Time		_	_	3	ms

Figure 2. Test Circuit




Figure 3. Duty Cycle Definition; DC = t_2/t_1





Figure 4. Rise and Fall Time Definitions




Note
3. Not 100% tested.



Ordering Information

Ordering Code	Package Type Operating Range		Operating Voltage
Pb-free			
CY24115KSXC-2	8-pin SOIC	Commercial	3.3 V
CY24115KSXC-2T	8-pin SOIC - Tape and Reel	Commercial	3.3 V

Ordering Code Definitions







Package Diagram

Figure 5. 8-pin SOIC (150 Mils) S0815/SZ815/SW815 Package Outline, 51-85066

- 1. DIMENSIONS IN INCHES[MM] $\frac{\text{MIN.}}{\text{MAX.}}$
- PIN 1 ID IS OPTIONAL,
 ROUND ON SINGLE LEADFRAME
 RECTANGULAR ON MATRIX LEADFRAME
- 3. REFERENCE JEDEC MS-012
- 4. PACKAGE WEIGHT 0.07gms

PART#				
S08.15	STANDARD PKG			
SZ08.15	LEAD FREE PKG			
SW8.15	LEAD FREE PKG			





51-85066 *I



Acronyms

Acronym	Description	
I/O	Input/Output	
PLL	Phase-Locked Loop	
SOIC	Small-Outline Integrated Circuit	

Document Conventions

Units of Measure

Symbol	Unit of Measure
°C	degree Celsius
kHz	kilohertz
kV	kilovolt
MHz	megahertz
μΑ	microampere
mA	milliampere
mm	millimeter
ms	millisecond
mW	milliwatt
ns	nanosecond
Ω	ohm
%	percent
pF	picofarad
ps	picosecond
V	volt
W	watt



Document History Page

Revision	ECN No.	Orig. of Change	Submission Date	Description of Change
**	110767	CKN	02/06/2002	New data sheet.
*A	113515	CKN	04/30/2002	Changed status from Preliminary to Final. Updated DC Electrical Characteristics: Updated details in "Description" column corresponding to I _{OH} and I _{OL} parameters (Added (source) at the end in description of I _{OH} parameter and (sink) at the end in description of I _{OL} parameter).
*B	121884	RBI	12/14/2002	Updated Recommended Operating Conditions: Added t _{PU} parameter and its details.
*C	252154	RGL	08/26/2004	Updated Ordering Information: Updated part numbers. Updated Package Diagram: spec 51-85066 – Changed revision from *A to *C.
*D	2441946	AESA	05/15/2008	Updated Ordering Information: Added Note "Not recommended for new designs." and referred the same note in existing MPNs. Updated part numbers (Added MPNs CY24115KSXC-2, and CY24115KSXC-2T). Updated to new template.
*E	2781381	CXQ	03/19/2010	Updated Ordering Information: Updated part numbers (Removed MPNs CY24115SC-2, CY24115SC-2T, CY24115SC-1, CY24115SC-1T, CY24115SXC-1, CY24115SXC-1T). Updated Package Diagram: spec 51-85066 – Changed revision from *C to *D. Updated to new template.
*F	3068367	CXQ	10/21/2010	Removed CY24115-1 parts related information in all instances across the datasheet. Updated Ordering Information: Updated part numbers (Removed MPNs CY24115SXC-2 and CY24115SXC-2T). Added Ordering Code Definitions.
*G	4018058	CINM	06/03/2013	Updated Package Diagram: spec 51-85066 – Changed revision from *D to *F. Added Acronyms and Units of Measure. Updated to new template. Completing Sunset Review.
*H	5298871	XHT	06/07/2016	Updated Package Diagram: spec 51-85066 – Changed revision from *F to *H. Updated to new template. Completing Sunset Review.
*	6013606	XHT	01/04/2018	Updated Package Diagram: spec 51-85066 – Changed revision from *H to *I. Updated to new template.



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

cypress.com/usb

cypress.com/wireless

Products

USB Controllers
Wireless Connectivity

Arm® Cortex® Microcontrollers cypress.com/arm Automotive cypress.com/automotive Clocks & Buffers cypress.com/clocks Interface cypress.com/interface Internet of Things cypress.com/iot Memory cypress.com/memory Microcontrollers cypress.com/mcu **PSoC** cypress.com/psoc Power Management ICs cypress.com/pmic Touch Sensing cypress.com/touch

PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

Cypress Developer Community

Community | Projects | Video | Blogs | Training | Components

Technical Support

cypress.com/support

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

[©] Cypress Semiconductor Corporation, 2002-2018. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to any Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.