

## ZL40255 SmartBuffer<sup>™</sup>

#### **3-Output Programmable Fanout Buffer with Multi-Format I/O and Dividers**

Data Sheet

April 2018

#### **Features**

#### • **Four Input Clocks**

- One crystal/CMOS input
- Two differential/CMOS inputs
- One single-ended/CMOS input
- Any input frequency up to 1035MHz (up to 300MHz for CMOS)
- Clock selection by pin or register control

#### • **Up to 3 Differential Outputs (Up to 6 CMOS)**

- Output frequencies are any integer divisor up to 2 <sup>32</sup> of the input frequency (CMOS 250MHz max)
- Each output has independent dividers
- Low additive jitter <200fs RMS (12kHz-20MHz, for input frequencies  $\geq 100$ MHz)
- Outputs are CML or 2xCMOS, can interface to LVDS, LVPECL, HSTL, SSTL and HCSL
- In 2xCMOS mode, the P and N pins can be different frequencies (e.g. 125MHz and 25MHz)\*
- Per-output supply pin with CMOS output voltages from 1.5V to 3.3V
- Precise output alignment circuitry and peroutput phase adjustment<sup>\*</sup>
- Per-output enable/disable and glitchless start/stop (stop high or low)\*

## **Ordering Information**

ZL40255LDG1 32 Pin QFN Trays ZL40255LDF1 32 Pin QFN Tape and Reel

Matte Tin

Package size: 5 x 5 mm

**-40C to +85C**

#### • **General Features**

- Automatic self-configuration at power-up from internal EEPROM; up to four configurations, pin-selectable
- Crystal interface for frequency synthesis up to 60MHz
- Four general-purpose I/O pins, each with many status and control options
- SPI or I<sup>2</sup>C processor Interface
- Tiny 5x5mm QFN package

## **Applications**

- Frequency synthesis up to 60MHz
- Fanout up to 1035MHz
- Format conversion, frequency division, and skew adjustment in a wide variety of equipment types



**Figure 1 - Functional Block Diagram and Application Examples**

<span id="page-0-0"></span>\* Some features require a higher-frequency input clock and enabling the output dividers.



## **Table of Contents**





## List of Figures



## List of Tables





## <span id="page-3-0"></span>**1. Pin Diagram**

The device is packaged in a 5x5mm 32-pin QFN.



<span id="page-3-1"></span>**Figure 2 - Pin Diagram**



## <span id="page-4-0"></span>**2. Pin Descriptions**

All device inputs and outputs are LVCMOS unless described otherwise. The Type column uses the following symbols: I – input, I<sub>PU</sub> – input with 50k $\Omega$  internal pullup resistor, O – output, A – analog, P – power supply pin. All GPIO and SPI/I <sup>2</sup>C interface pins have Schmitt-trigger inputs and have output drivers that can be disabled (high impedance).

#### <span id="page-4-1"></span>**Table 1 - Pin Descriptions**







## **[Table 1](#page-4-1) - Pin Descriptions (continued)**





## <span id="page-6-0"></span>**3. Functional Description**

## <span id="page-6-1"></span>**3.1 Device Identification**

The 12-bit read-only ID field and the 4-bit revision field are found in the [ID1](#page-27-1) and [ID2](#page-27-2) registers. Contact the factory to interpret the revision value and determine the latest revision.

## <span id="page-6-2"></span>**3.2 Pin-Controlled Automatic Configuration at Reset**

The device configuration is determined at reset (i.e. on the rising edge of RSTN) by the signal levels on five device pins: TEST/GPIO2, AC1/GPIO1, AC0/GPIO0, IF1/MISO and IF0/CSN. For each of these pins, the first name (TEST, AC1, AC0, IF1, IF0) indicates their function when they are sampled by the rising edge of the RSTN pin. The second name refers to their function after reset. The values of these pins are latched into the [CFGSR](#page-28-1) register when RSTN goes high. To ensure the device properly samples the reset values of these pins, the following guidelines should be followed:

- 1. Any pullup or pulldown resistors used to set the value of these pins at reset should be  $1k\Omega$ .
- 2. RSTN must be asserted at least as long as specified in section [3.9.](#page-17-1)

The hardware configuration pins are grouped into three sets:

- 1. TEST Manufacturing test mode
- 2. IF[1:0] Microprocessor interface mode and I<sup>2</sup>C address
- 3. AC[1:0] Auto-configuration from EEPROM

The TEST pin selects manufacturing test modes when TEST=1 (the AC[1:0] pins specify the test mode). TEST=1 and AC[1:0]=00 configures the part so that production SPI EEPROM programmers can program the internal EEPROM (see section [3.11.2\)](#page-18-3).

The IF[1:0] pins specify the processor interface mode and the I<sup>2</sup>C slave address.



The AC[1:0] pins specify which of four device configurations in the EEPROM to execute after reset.



For more information about auto-configuration from EEPROM see section [3.11.1.](#page-18-2)



## <span id="page-7-0"></span>**3.3 External Crystal and On-Chip Driver Circuit**

The on-chip crystal driver circuit is designed to work with a fundamental mode, AT-cut crystal resonator. See [Table](#page-7-3)  [2](#page-7-3) for recommended crystal specifications. To enable the crystal driver, set [MCR1.](#page-21-2)XAB=01.

See [Figure 3](#page-7-2) for the crystal equivalent circuit and the recommended external capacitor connections. To achieve a crystal load (CL) of 10pF, an external 16pF is placed in parallel with the 4pF internal capacitance of the XA pin, and an external 16pF is placed in parallel with the 4pF internal capacitance of the XB pin. The crystal then sees a load of 20pF in series with 20pF, which is 10pF total load. Note that the 16pF capacitance values in [Figure 3](#page-7-2) include all capacitance on those nodes. If, for example, PCB trace capacitance between crystal pin and IC pin is 2pF then 14pF capacitors should be used to make 16pF total.

The crystal, traces, and two external capacitors should be placed on the board as close as possible to the XA and XB pins to reduce crosstalk of active signals into the oscillator. Also no active signals should be routed under the crystal circuitry.

Note: Crystals have temperature sensitivies that can cause frequency changes in response to ambient temperature changes. In applications where significant temperature changes are expected near the crystal, it is recommended that the crystal be covered with a thermal cap, or an external XO or TCXO should be used instead.



**Figure 3 - Crystal Equivalent Circuit / Recommended Crystal Circuit**



## <span id="page-7-3"></span><span id="page-7-2"></span>**Table 2 - Crystal Selection Parameters**

Note 1: Higher frequencies give lower output jitter, all else being equal.

Note 2: These ESR limits are chosen to constrain crystal drive level to less than 100µW. If the crystal can tolerate a drive level greater than 100W then proportionally higher ESR is acceptable.

## <span id="page-7-1"></span>**3.4 Input Signal Format Configuration**

Input clocks IC1, IC2 and IC3 are enabled by setting the enable bits in the [ICEN](#page-22-0) register. The power consumed by a differential receiver is shown in [Table 6.](#page-38-2) The electrical specifications for these inputs are listed in [Table 9.](#page-40-1) Each input clock can be configured to accept nearly any differential signal format by using the proper set of external components (see [Figure 13\)](#page-41-0). To configure these differential inputs to accept single-ended CMOS signals, connect the single-ended signal to the ICxP pin, and connect the ICxN pin to a capacitor  $(0.1\mu F)$  or  $0.01\mu F$ ) to VSS. Each ICxP and ICxN pin is internally biased to approximately 1.3V. If an input is not used, both ICxP and ICxN pins can be left floating. Note that the IC3N pin is not present. A differential signal can be connected to IC3P by AC-coupling



the POS trace to IC3P and terminating the signal on the driver side of the coupling cap. If not needed as an input clock pin, IC3P can behave as general-purpose I/O pin GPIO3.

#### <span id="page-8-0"></span>**3.5 Input Selection**

The input to the device can be controlled by a GPIO pin or by the [SRCCR3.](#page-32-1)INMUX register field. When [SRCCR3.](#page-32-1)EXTSW=0, the [SRCCR3.](#page-32-1)INMUX register field controls the input mux.

When [SRCCR3.](#page-32-1)EXTSW=1, a GPIO pin controls the input mux. When the GPIO pin is low, the mux selects the input specified by [SRCCR3.](#page-32-1)INMUX. When the GPIO pin is high, the mux selects the input specified by [SRCCR3.](#page-32-1)ALTMUX. [MCR2.](#page-22-1)EXTSS specifies which GPIO pin controls this behavior.

The polarity of an ICx input signal can be inverted by setting [ICxCR1.](#page-37-1)POL.

Input clock frequencies above 850MHz must be divided by 2 using the input high-speed dividers configured by [ICxCR1.](#page-37-1)HSDIV.

## <span id="page-8-1"></span>**3.6 Output Clock Configuration**

The device has three output clock signal pairs. Each output has individual divider, enable and signal format controls. In CMOS mode each signal pair can become two CMOS outputs, allowing the device to have up to six output clock signals. Also in CMOS mode, the OCxN pin can have an additional divider allowing the OCxN frequency to be an integer divisor of the OCxP frequency (example: OC3P 125MHz and OC3N 25MHz). The outputs can be aligned relative to each other and relative to an input signal, and the phases of output signals can be adjusted dynamically with high resolution and infinite range.

#### <span id="page-8-2"></span>**3.6.1 Output Enable, Signal Format, Voltage and Interfacing**

To use an output, the output driver must be enabled by setting  $OCxCR2.OCSF<sub>\neq0</sub>$ , and the per-output dividers must be enabled by setting the appropriate bit in the [OCEN](#page-22-2) register. The per-output dividers include the medium-speed divider, the low-speed divider and the associated phase adjustment/alignment circuitry and start/stop logic.

Using the [OCxCR2.](#page-33-1)OCSF register field, each output pair can be disabled or configured as a CML output, an HSTL output, or one or two CMOS outputs. When an output is disabled it is high impedance, and the output driver is in a low-power state. In CMOS mode, the OCxN pin can be disabled, in phase or inverted vs. the OCxP pin. In CML mode the normal 800mV V<sub>OD</sub> differential voltage is available as well as a half-swing 400mV V<sub>OD</sub>. All of these options are specified by [OCxCR2.](#page-33-1)OCSF. The clock to the output driver can inverted by setting [OCxCR2.](#page-33-1)POL=1. The CMOS/HSTL output driver can be set to any of four drive strengths using [OCxCR2.](#page-33-1)DRIVE.

Each output has its own power supply pin to allow CMOS or HSTL signal swing from 1.5V to 3.3V for glueless interfacing to neighboring components. If OCSF is set to HSTL mode then a 1.5V power supply voltage should be used to get a standards-compliant HSTL output. Note that differential (CML) outputs must have a power supply of 3.3V.

The differential outputs can be easily interfaced to LVDS, LVPECL, CML, HCSL, HSTL and other differential inputs on neighboring ICs using a few external passive components. See [Figure 15](#page-42-1) for examples.

## <span id="page-8-3"></span>**3.6.2 Output Frequency Configuration**

Each output has two output dividers, a 7-bit medium-speed divider [\(OCxCR1.](#page-33-2)MSDIV) and a 25-bit low-speed output divider (LSDIV field in the [OCxDIV](#page-35-0) registers). These dividers are in series, medium-speed divider first then output divider. These dividers produce signals with 50% duty cycle for all divider values including odd numbers. The low-speed divider can only be used if the medium-speed divider is used (i.e. [OCxCR1.](#page-33-2)MSDIV>0). The maximum input frequency to the medium-speed divider is 850MHz. The maximum input frequency to the low-speed divider is 425MHz.



Since each output has its own independent dividers, the device can output families of related frequencies that have an input frequency as a common multiple. For example, for Ethernet clocks, a 625MHz input clock can be divided by four for one output to get 156.25MHz, divided by five for another output to get 125MHz, and divided by 25 for another output to get 25MHz. Similarly, for SDH/SONET clocks, a 622.08MHz input clock can be divided by 4 to get 155.52MHz, by 8 to get 77.76MHz, by 16 to get 38.88MHz or by 32 to get 19.44MHz.

#### **Two Different Frequencies in 2xCMOS Mode**

When an output is in 2xCMOS mode it can be configured to have the frequency of the OCxN clock be an integer divisor of the frequency of the OCxP clock. Examples of where this can be useful:

- 125MHz on OCxP and 25MHz on OCxN for Ethernet applications
- 77.76MHz on OCxP and 19.44MHz on OCxN for SONET/SDH applications
- 25MHz on OCxP and 1Hz (i.e. 1PPS) on OCxN for telecom applications with Synchronous Ethernet and IEEE1588 timing

An output can be configured to operate like this by setting the LSDIV value in the  $OCxDU$  registers to  $OCxP$  freq / OCxN\_freq - 1 and setting [OCxCR3.](#page-34-0)LSSEL=0 and [OCxCR3.](#page-34-0)NEGLSD=1. Here are some notes about this dualfrequency configuration option:

- In this mode only the medium speed divider is used to create the OCxP frequency. The lowspeed divider is then used to divide the OCxP frequency down to the OCxN frequency. This means that the lowest OCxP frequency is the input high-speed divider frequency divided by 128.
- An additional constraint is that the medium-speed divider must be configured to divide by 6 or more (i.e. must have  $OCxCR1.MSDIV \geq 5$ ).

## <span id="page-9-0"></span>**3.6.3 Output Duty Cycle Adjustment**

For output frequencies less than or equal to 141.666MHz, the duty cycle of the output clock can be modified using the [OCxDC.](#page-35-1)OCDC register field. This behavior is only available when MSDIV>0 and LSDIV > 1. When OCDC = 0 the output clock is 50%. Otherwise the clock signal is a pulse with a width of OCDC number of MSDIV output clock periods. The range of OCDC can create pulse widths of 1 to 255 MSDIV output clock periods. When [OCxCR2.](#page-33-1)POL=0, the pulse is high and the signal is low the remainder of the cycle. When POL=1, the pulse is low and the signal is high the remainder of the cycle.

Note that duty cycle adjustment is done in the low-speed divider. Therefore when [OCxCR3.](#page-34-0)LSSEL=0 the duty cycle of the output is not affected. Also, when a CMOS output is configured with [OCxCR3.](#page-34-0)LSSEL=0 and [OCxCR3.](#page-34-0)NEGLSD=1, the OCxN pin has duty cycle adjustment but the OCxP pin does not. This allows a higherspeed 50% duty cycle clock signal to be output on the OCxP pin and a lower-speed frame/phase/time pulse (e.g. 2kHz, 8kHz or 1PPS) to be output on the OCxN pin at the same time.

An output configured for CMOS or HSTL signal format should not be configured to have a duty cycle with high time shorter than 2ns or low time shorter than 2ns.

#### <span id="page-9-1"></span>**3.6.4 Output Phase Adjustment and Phase Alignment**

The device has flexible, high-resolution tools for managing the phases of the output clocks relative to one another. The key register fields for this are found in the [PACR1](#page-25-0) and [PACR2](#page-26-0) global configuration registers and the per-output [OCxPH](#page-36-0) register.

Phase alignment and phase adjustment are done in the medium-speed dividers. Resoution is 0.5 periods (also known as unit intervals or UI) of the input clock after the high-speed divider. For example, for an input frequency of 800MHz, resolution is 625ps.



#### **3.6.4.1 Phase Adjustment**

A phase adjustment is a phase change for an output relative to that output's most recent phase. To cause the device to perform phase adjustment of an output clock, set [PACR1.](#page-25-0)MODE=1, set [OCxCR1.](#page-33-2)PHEN=1 to enable the output for phase adjustment, and write the phase adjustment amount to the output's [OCxPH](#page-36-0) register. Then an arm/trigger methodology is used to cause the phase adjustment to happen.

The arm step tells the device that it is enabled to perform the phase adjustment when it sees the trigger stimulus. The source of the arm signal is specified by [PACR2.](#page-26-0)ARMSRC. Options include the 0-to-1 transition of the [PACR1.](#page-25-0)ARM bit or a transition on one of the GPIO pins.

The source of the trigger signal is specified by [PACR2.](#page-26-0)TRGSRC. Options include 0-to-1 transition of the [PACR1.](#page-25-0)TRIG bit or a transition on one of the GPIO pins. The trigger signal can be inverted by setting [PACR1.](#page-25-0)TINV. With TINV=1, the same GPIO signal can arm on one edge and trigger on the opposite edge.

Any combination of outputs can be phase adjusted by the same trigger, and each output can be adjusted by a different amount. Only outputs with  $OcxCR1.PHEN=1$  and  $OcxPH.PHADJ $\neq 0$  have their phases adjusted.$ 

There are a few constraints on the range of possible phase adjustments. These have to do with the output's medium-speed divider value.

- 1) Phase adjustment is not available unless [OCxCR1.](#page-33-2)MSDIV>0.
- 2) The largest negative phase adjustment magnitude in input HSDIV periods is: If [OCxCR1.](#page-33-2)MSDIV is odd: [\(OCxCR1.](#page-33-2)MSDIV – 1) / 2 If [OCxCR1.](#page-33-2)MSDIV is even: [\(OCxCR1.](#page-33-2)MSDIV – 2) / 2
- 3) The largest positive phase adjustment in input HSDIV periods is: If [OCxCR1.](#page-33-2)MSDIV is odd: (127 – [OCxCR1.](#page-33-2)MSDIV) / 2 If [OCxCR1.](#page-33-2)MSDIV is even: (128 – [OCxCR1.](#page-33-2)MSDIV) / 2

The implications of constraints 2) and 3) are shown in this table:



During a phase adjustment the MSDIV output period is changed for one period. The MSDIV output signal during that period will have longer high time (unless inverted) during a positive phase adjustment and shorter high time (unless inverted) during a negative phase adjustment. With negative phase adjustments care must be taken to not shorten the high time of the output clock signal to be too short for the components that receive the clock. There are several possible ways to avoid this issue including: (1) using small negative adjustments such as -0.5UI repeatedly instead of one larger negative adjustment, (2) using positive adjustments to "wrap around" to the desired negative adjustment, or (3) holding the components that receive the clock in reset during the phase adjustment.

An armed phase adjustment can be canceled before the trigger occurs by setting the [PACR1.](#page-25-0)RST bit.

The [PASR](#page-30-0) register has real-time status bits indicating whether a phase adjustment is armed and waiting for a trigger (ARMED bit) or in progress (BUSY bit).

**Example:** +1.0 HSDIV period phase adjustment for output OC1 using ARM and TRIG register bits:





## **3.6.4.2 Phase Alignment, Output-to-Output**

A phase alignment is a special case of phase adjustment where the MSDIV and LSDIV dividers for all participating outputs are reset just before the phase adjustment occurs. For output-to-output alignment the trigger can be the [PACR1.](#page-25-0)TRIG bit.

To avoid glitches (i.e. "runt pulses") on the output clock it is possible to manually stop the output(s), before triggering the phase alignment, and then restart the output(s) after the alignment (See section [3.6.5\)](#page-12-0).

When aligning outputs, it is important to note that, by default, the phase of outputs configured as HSTL format or "two CMOS, OCxP inverted vs. OCxN" format is opposite that of CML outputs. For example, consider the case where OC1 is 100MHz CML format and OC2 is 100MHz HSTL format. When OC1 and OC2 are aligned then OC2N is high when OC1P is high. The polarity bit [OCxCR2.](#page-33-1)POL can be used to change this as needed.

There are several rules when alignment is enabled for multiple outputs:

- All participating outputs must come from the same high-speed divider
- All outputs that use both medium-speed and low-speed divider must have the same MSDIV value, the same LSDIV value and PHADJ=0. Subsequent phase adjustment(s) can be used to move the output(s) to other phase(s).
- All outputs that only use medium-speed divider can have PHADJ values smaller than the period of the highest output frequency among them.
- When some outputs use only medium-speed divider and other outputs use both medium-speed and lowspeed divider, all MSDIV values must be the same, and those output using low-speed divider must have PHADJ=0.

Contact Microsemi Timing Applications Support for help with alignment scenarios that don't meet the rules listed above.

**Example:** OC1-to-OC2 alignment (+3.5 HSDIV UI offset):





## <span id="page-12-0"></span>**3.6.5 Output Clock Start and Stop**

Output clocks can be stopped high or low. One use for this behavior is to ensure "glitchless" output clock operation while the output is reconfigured or phase aligned with some other signal.

Each output has an [OCxSTOP](#page-36-1) register with fields to control this behavior. The [OCxSTOP.](#page-36-1)MODE field specifies whether the output clock signal stops high, stops low, or or does not stop. The [OCxSTOP.](#page-36-1)SRC field specifies the source of the stop signal. Options include the [OCxSTOP.](#page-36-1)STOP bit, assertion of one of the GPIO pins, and the arming of a phase adjustment (which is indicate by [PASR.](#page-30-0)ARMED).

When the stop mode is Stop High [\(OCxSTOP.](#page-36-1)MODE=01) and the stop signal is asserted, the output clock is stopped after the next rising edge of the output clock. When the stop mode is Stop Low [\(OCxSTOP.](#page-36-1)MODE=10) and the stop signal is asserted, the output clock is stopped after the next falling edge of the output clock. Internally the clock signal continues to toggle while the output is stopped. When the stop signal is deasserted, the output clock resumes on the opposite edge that it stopped on. Low-speed output clocks can take long intervals before being stopped after the stop signal goes active. For example, a 1 Hz output could take up to 1 second to stop.

[OCxCR1.](#page-33-2)MSDIV must be > 0 for this function to operate since MSDIV=0 bypasses the start-stop circuits. Note that when [OCxCR3.N](#page-34-0)EGLSD=1 the start-stop logic is bypassed for the OCxN pin, and OCxN may not start/stop without glitches.

When [OCxCR2.](#page-33-1)POL=1 the output stops on the opposite polarity that is specified by the [OCxSTOP.](#page-36-1)MODE field.

When [OCxCR2.](#page-33-1)STOPDIS=1 the output driver is disabled (high impedance) while the output clock is stopped.

Each output has a status register [\(OCxSR\)](#page-31-0) with several stop/start status bits. The STOPD bit is a real-time status bit indicating stopped or not stopped. The STOPL bit is a latched status bit that is set when the output clock has stopped. The STARTL bit is a latched status bit that is set when the output clock has started.



#### <span id="page-13-0"></span>**3.7 Microprocessor Interface**

The device can communicate over a SPI interface or an I<sup>2</sup>C interface.

Section [3.2](#page-6-2) describes reset pin settings required to configure the device for these interfaces.

## <span id="page-13-1"></span>**3.7.1 SPI Slave**

The device can present a SPI slave port on the CSN, SCLK, MOSI, and MISO pins. SPI is a widely used master/slave bus protocol that allows a master and one or more slaves to communicate over a serial bus. SPI masters are typically microprocessors, ASICs or FPGAs. Data transfers are always initiated by the master, which also generates the SCLK signal. The device receives serial data on the MOSI (Master Out Slave In) pin and transmits serial data on the MISO (Master In Slave Out) pin. MISO is high impedance except when the device is transmitting data to the bus master.

**Bit Order.** The register address and all data bytes are transmitted most significant bit first on both MOSI and MISO.

**Clock Polarity and Phase.** The device latches data on MOSI on the rising edge of SCLK and updates data on MISO on the falling edge of SCLK. SCLK does not have to toggle between accesses, i.e., when CSN is high.

**Device Selection.** Each SPI device has its own chip-select line. To select the device, the bus master drives its CSN pin low.

**Command and Address.** After driving CSN low, the bus master transmits an 8-bit command followed by a 16-bit register address. The available commands are shown below.

#### <span id="page-13-2"></span>**Table 3 – SPI Commands**



**Read Transactions.** The device registers are accessible when [EESEL=](#page-21-3)0. The internal EEPROM memory is accessible when [EESEL=](#page-21-3)1. After driving CSN low, the bus master transmits the read command followed by the 16 bit address. The device then responds with the requested data byte on MISO, increments its address counter, and prefetches the next data byte. If the bus master continues to demand data, the device continues to provide the data on MISO, increment its address counter, and prefetch the following byte. The read transaction is completed when the bus master drives CSN high. See [Figure 4.](#page-14-0)

**Register Write Transactions.** The device registers are accessible when [EESEL=](#page-21-3)0. After driving CSN low, the bus master transmits the write command followed by the 16-bit register address followed by the first data byte to be written. The device receives the first data byte on MOSI, writes it to the specified register, increments its internal address register, and prepares to receive the next data byte. If the master continues to transmit, the device continues to write the data received and increment its address counter. The write transaction is completed when the bus master drives CSN high. See [Figure 6.](#page-15-1)

**EEPROM Writes** The EEPROM memory is accessible when [EESEL=](#page-21-3)1. After driving CSN low, the bus master transmits the write enable command and then drives CSN high to set the internal write enable latch. The bus master then drives CSN low again and transmits the write command followed by the 16-bit address followed by the first data byte to be written. The device first copies the page to be written from EEPROM to its page buffer. The device then receives the first data byte on MOSI, writes it to its page buffer, increments its internal address register, and prepares to receive the next data byte. If the master continues to transmit, the device continues to write the data received to its page buffer and continues to increment its address counter. The address counter rolls over at the 32-byte page boundary (i.e. when the five least-significant address bits are 11111). When the bus master

drives CSN high, the device transfers the data in the page buffer to the appropriate page in the EEPROM memory. See [Figure 5](#page-14-1) and [Figure 6.](#page-15-1)

**EEPROM Read Status**. After the bus master drives CSN high to end an EEPROM write command, the EEPROM memory is not accessible for up to 5ms while the data is transferred from the page buffer. To determine when this transfer is complete, the bus master can use the Read Status command. After driving CSN low, the bus master transmits the Read Status command. The device then responds with the status byte on MISO. In this byte, the least significant bit is set to 1 if the transfer is still in progress and 0 if the transfer has completed.

**Early Termination of Bus Transactions.** The bus master can terminate SPI bus transactions at any time by pulling CSN high. In response to early terminations, the device resets its SPI interface logic and waits for the start of the next transaction. If a register write transaction is terminated prior to the SCLK edge that latches the least significant bit of a data byte, the data byte is not written. If an EEPROM write transaction is terminated prior to the SCLK edge that latches the least significant bit of a data byte, none of the bytes in that write transaction are written.

**Design Option: Wiring MOSI and MISO Together.** Because communication between the bus master and the device is half-duplex, the MOSI and MISO pins can be wired together externally to reduce wire count. To support this option, the bus master must not drive the MOSI/MISO line when the device is transmitting.

**AC Timing.** See [Table 13](#page-45-1) and [Figure 17](#page-45-0) for AC timing specifications for the SPI interface.



**Figure 4 - SPI Read Transaction Functional Timing**

<span id="page-14-1"></span><span id="page-14-0"></span>

**Figure 5 - SPI Write Enable Transaction Functional Timing**



## <span id="page-15-1"></span><span id="page-15-0"></span>**3.7.2 I <sup>2</sup>C Slave**

The device can present a fast-mode (400kbit/s)  $l^2C$  slave port on the SCL and SDA pins.  $l^2C$  is a widely used master/slave bus protocol that allows one or more masters and one or more slaves to communicate over a twowire serial bus. I<sup>2</sup>C masters are typically microprocessors, ASICs or FPGAs. Data transfers are always initiated by the master, which also generates the SCL signal. The device is compliant with version 2.1 of the I<sup>2</sup>C specification.

The I<sup>2</sup>C interface on the device is a protocol translator from external I<sup>2</sup>C transactions to internal SPI transactions. This explains the slightly increased protocol complexity described in the paragraphs that follow.

**Read Transactions.** The device registers are accessible when [EESEL=](#page-21-3)0. The internal EEPROM memory is accessible when [EESEL=](#page-21-3)1. The bus master first does an I<sup>2</sup>C write to the device. In this transaction three bytes are written: the SPI Read command (see [Table 3\)](#page-13-2), the upper byte of the register address, and the lower byte of the register address. The bus master then does an I<sup>2</sup>C read. During each acknowledge (A) bit the device fetches data from the read address and then increments the read address. The device then transmits the data to the bus master during the next 8 SCL cycles. The bus master terminates the read with a not-acknowledge (NA) followed by a STOP condition (P). See [Figure 7.](#page-16-0) Note: If the I<sup>2</sup>C write is separated in time from the I<sup>2</sup>C read by other I<sup>2</sup>C transactions then the device only outputs the data value from the first address and repeats that same data value after each acknowledge (A) generated by the bus master.

**Register Write Transactions.** The device registers are accessible when [EESEL=](#page-21-3)0. The bus master does an I<sup>2</sup>C write to the device. The first three bytes of this transaction are the SPI Write command (see [Table 3\)](#page-13-2), the upper byte of the register address, and the lower byte of the register address. Subsequent bytes are data bytes to be written. After each data byte is received, the device writes the byte to the write address and then increments the write address. The bus master terminates the write with a STOP condition (P). See [Figure 8.](#page-16-1)

**EEPROM Writes.** The EEPROM memory is accessible when [EESEL=](#page-21-3)1. The bus master first does an I<sup>2</sup>C write to transmit the SPI Write Enable command (see [Table 3\)](#page-13-2) to the device. The bus master then does an I<sup>2</sup>C write to transmit data to the device as described in the Register Write Transactions paragraph above. See [Figure 9.](#page-16-2)

**EEPROM Read Status**. The bus master first does an I<sup>2</sup>C write to transmit the SPI Read Status command (see [Table 3\)](#page-13-2) to the device. The bus master then does an I<sup>2</sup>C read to get the status byte. In this byte, the least significant bit is set to 1 if the transfer is still in progress and 0 if the transfer has completed. See [Figure 10.](#page-16-3)

1<sup>2</sup>C Features Not Supported by the Device. The I<sup>2</sup>C specification has several optional features that are not supported by the device. These are: 3.4Mbit/s high-speed mode (Hs-mode), 10-bit device addressing, general call address, software reset, and device ID. The device does not hold SCL low to force the master to wait.

**I <sup>2</sup>C Slave Address.** The device's 7-bit slave address can be pin-configured for any of three values. These values are show in the table in section [3.2.](#page-6-2)

**Bit Order.** The I<sup>2</sup>C specification requires device address, register address and all data bytes to be transmitted most significant bit first on the SDA signal.



Note: as required by the I<sup>2</sup>C specification, when power is removed from the device, the SDA and SCL pins are left floating so they don't obstruct the bus lines.





<span id="page-16-0"></span>



<span id="page-16-1"></span>

**Figure 9 – I <sup>2</sup>C EEPROM Write Transaction Functional Timing**

<span id="page-16-2"></span>



<span id="page-16-3"></span>Note: In [Figure 7](#page-16-0) through [Figure 10,](#page-16-3) a STOP condition (P) immediately followed by a START condition (S) can be replaced by a repeated START condition (Sr) as described in the I<sup>2</sup>C specification.



#### <span id="page-17-0"></span>**3.8 Interrupt Logic**

Any of the GPIO pins can be configured as an interrupt-request output by setting the appropriate GPIOxC field in the [GPIOCR](#page-23-1) registers to one of the status output options (01xx) and configuring the appropriate [GPIOxSS](#page-24-0) register to follow the [INTSR.](#page-29-0)INT bit. If system software is written to poll rather than receive interrupt requests, then software can read the [INTSR.](#page-29-0)INT bit first to determine if any interrupt requests are active in the device.

Many of the latched status bits in the device can be the source of an interrupt request if their corresponding interrupt enable bits are set. The device's interrupt logic is shown in [Figure 11.](#page-17-2) See the register map [\(Table 4\)](#page-19-5) and the status register descriptions in section [4.3.2](#page-27-0) for descriptions of the register bits shown in the figure.



**Figure 11 – Interrupt Structure**

## <span id="page-17-2"></span><span id="page-17-1"></span>**3.9 Reset Logic**

The device has two reset controls: the RSTN pin and the RST bit in [MCR1.](#page-21-2) The RSTN pin asynchronously resets the entire device. When the RSTN pin is low all internal registers are reset to their default values. **The RSTN pin must be asserted once after power-up.** At initial power-up reset should be asserted for at least 1µs. During operation, the RSTN assertion time can be as short as 1µs with one important exception:

Consider each of these four pins: AC0/GPIO0, AC1/GPIO1, TEST/GPIO2 and IF1/MISO. If (1) the pin could be an output driving high when RSTN is asserted, and (2) an external pulldown resistor is used to set the at-reset value of the pin, then RSTN should be asserted for 100 milliseconds.

The [MCR1.](#page-21-2)RST bit resets the entire device (except for the microprocessor interface and the RST bit itself), but when the RST bit is active, the register fields with pin-programmed defaults do not latch their values from, or based on, the corresponding input pins. Instead these fields are reset to the default values that were latched when the RSTN pin was last active.

**Important:** System software must wait at least 100µs after RSTN is deasserted and wait for [GLOBISR.](#page-29-1)BCDONE=1 before configuring the device.



#### <span id="page-18-0"></span>**3.10 Power-Supply Considerations**

Due to the multi-power-supply nature of the device, some I/Os have parasitic diodes between a <3.3V supply and a 3.3V supply. When ramping power supplies up or down, care must be taken to avoid forward-biasing these diodes because it could cause latchup. Two methods are available to prevent this. The first method is to place a Schottky diode external to the device between the <3.3V supply and the 3.3V supply to force the 3.3V supply to be within one parasitic diode drop of the <3.3V supply. The second method is to ramp up the 3.3V supply first and then ramp up the <3.3V supply. In some applications VDDOx power supply pins can be at other voltages, such as 2.5V or 1.5V. In these applications the general solution is to ramp up the supplies in order from highest nominal to lowest nominal voltage.

## <span id="page-18-1"></span>**3.11 Auto-Configuration from EEPROM**

#### <span id="page-18-2"></span>**3.11.1 Factory-Default Device Configurations**

As shipped from Microsemi, the device auto-configures at reset as follows:

- IC1 and IC2 receivers enabled and input high-speed dividers set to 1 (don't divide). [ICEN=](#page-22-0)0x03.
- External switching mode enabled with the GPIO3 pin as the control signal switching between between IC1 (GPIO3=0) and IC2 (GPIO3=1). [MCR2=](#page-22-1)0x60, [SRCCR3=](#page-32-1)0x51.
- OC1, OC2 and OC3 medium-speed and low-speed dividers enabled and set to 1 (don't divide). [OCEN=](#page-22-2)0x07.
- OC1, OC2 and OC3 signal format specified at reset by the AC[1:0] pins as shown in the table below



• Write [SRCCR1=](#page-32-2)0x02 to set bit 2 to 1 and write [OC1CR3=](#page-34-0)0x40 to set bit 6 to 1 as required.

## <span id="page-18-3"></span>**3.11.2 Direct EEPROM Write Mode**

To simplify writing the internal EEPROM during manufacturing, the device has a test mode known as direct EEPROM write mode. The device enters this mode when TEST=1 and AC[1:0]=00 on the rising edge of RSTN. In this mode the EEPROM memory is mapped into the address map and can be written as needed to store configuration scripts in the device. Device registers are not accessible in this mode. The device exits this mode when TEST=0 on the rising edge of RSTN. Note: the device drives the MISO pin continually during this mode. Therefore this mode cannot be used when MOSI and MISO are tied together (as described in the *Design Option: Wiring MOSI and MISO Together* paragraph in section [3.7.1\)](#page-13-1).

## <span id="page-18-4"></span>**3.12 Power Supply Decoupling and Layout Recommendations**

Application Note ZLAN-594 describes recommended power supply decoupling and layout practices.

## <span id="page-18-5"></span>**4. Register Descriptions**

The device has an overall address range from 000h to 6FFh. [Table 4](#page-19-5) shows the register map. In each register, bit 7 is the MSb and bit 0 is the LSb. Register addresses not listed and bits marked "—" are reserved and must be written with 0. Writing other values to these registers may put the device in a factory test mode resulting in



undefined operation. Bits labeled "0" or "1" must be written with that value for proper operation. Register fields with underlined names are read-only fields; writes to these fields have no effect. All other fields are read-write. Register fields are described in detail in the register descriptions that follow [Table 4.](#page-19-5)

## <span id="page-19-1"></span>**4.1 Register Types**

#### <span id="page-19-2"></span>**4.1.1 Status Bits**

The device has two types of status bits. Real-time status bits are read-only and indicate the state of a signal at the time it is read. Latched status bits are set when a signal changes state (low-to-high, high-to-low, or both, depending on the bit) and cleared when written with a logic 1 value. Writing a 0 has no effect. When set, some latched status bits can cause an interrupt request if enabled to do so by corresponding interrupt enable bits. Status bits marked "—" are reserved and must be ignored.

## <span id="page-19-3"></span>**4.1.2 Configuration Fields**

Configuration fields are read-write. During reset, each configuration field reverts to the default value shown in the register definition. Configuration register bits marked "—" are reserved and must be written with 0.

#### <span id="page-19-4"></span>**4.1.3 Bank-Switched Registers**

The [EESEL](#page-21-3) register is a bank-select control field that maps the device registers into the memory map at address 0x1 and above when [EESEL=](#page-21-3)0 and maps the EEPROM memory into the memory map at address 0x1 and above when [EESEL=](#page-21-3)1. The [EESEL](#page-21-3) register itself is always in the memory map at address 0x0 for both EESEL=0 and [EESEL=](#page-21-3)1.

#### <span id="page-19-0"></span>**4.2 Register Map**



#### <span id="page-19-5"></span>**Table 4 - Register Map**







## <span id="page-21-0"></span>**4.3 Register Definitions**

#### <span id="page-21-1"></span>**4.3.1 Global Configuration Registers**

<span id="page-21-4"></span><span id="page-21-3"></span>



**Bit 0: EEPROM Memory Select (EESEL).** This bit is a bank-select that specfies whether device register space or EEPROM memory is mapped into addresses 0x1 and above. See sections [3.7](#page-13-0) and [4.1.3.](#page-19-4) Note that this bit is writeonly; the value read is not reliable.

 $0 =$  Device registers

<span id="page-21-5"></span><span id="page-21-2"></span>1= EEPROM memory





**Bit 7: Device Reset (RST).** When this bit is high the entire device is held in reset, and all register fields, except the RST bit itself, are reset to their default states. When RST is high, the register fields with pin-programmed defaults do not latch their values from the corresponding input pins. Instead these fields are reset to the default values that were latched from the pins when the RSTN pin was last active. See section [3.9.](#page-17-1)

 $0 =$  Normal operation

 $1 =$ Reset

**Bits 1 to 0: XA/XB Pin Mode (XAB[1:0]).** This field specifies the behavior of the XA and XB pins. See section [3.3.](#page-7-0)

00 = Crystal driver and input disabled / powered down

01 = Crystal driver and input enabled on XA/XB

10 = XA enabled as single-ended input for external oscillator signal; XB must be left floating

 $11 = \{$ unused value $\}$ 



<span id="page-22-3"></span><span id="page-22-1"></span>

**Register Name:** MCR2 **Register Address:** 0Ah

**Register Description:** Master Configuration Register 2



**Bits 6 to 5: External Switch Source Select (EXTSS[1:0]).** This field selects the GPIO source for the external switch control signal. It is only valid when [SRCCR3.](#page-32-1)EXTSW=1. See section [3.5.](#page-8-0)

<span id="page-22-4"></span><span id="page-22-0"></span> $00 = GPIO0$  $01 = GPIO1$  $10 = GPIO2$  $11 = GPIO3$ 

**Register Name:** ICEN **Register Address:** 0Ch

**Register Description:** Input Clock Enable Register



**Bit 2: Input Clock 3 Enable (IC3EN).** This bit enables and disables the input clock 3 differential receiver and input dividers. See section [3.4.](#page-7-1)

- $0 = Disabled$
- $1 =$ Enabled

**Bit 1: Input Clock 2 Enable (IC2EN).** This bit enables and disables the input clock 2 differential receiver and input dividers. See section [3.4.](#page-7-1)

 $0 = Disabled$ 

 $1 =$ Enabled

**Bit 0: Input Clock 1 Enable (IC1EN).** This bit enables and disables the input clock 1 differential receiver and input dividers. See section [3.4.](#page-7-1)

 $0 = Disabled$ 

<span id="page-22-5"></span><span id="page-22-2"></span> $1 =$ Enabled





**Bit 2: Output Clock 3 Enable (OC3EN).** This bit enables and disables the output clock 3 drivers, output dividers, phase adjustment/alignment circuitry and start/stop circuitry. See section [3.6.1.](#page-8-2)

 $0 = Disabled$ 

 $1 =$  Enabled



**Bit 1: Output Clock 2 Enable (OC2EN).** This bit enables and disables the output clock 2 drivers, output dividers, phase adjustment/alignment circuitry and start/stop circuitry. See section [3.6.1.](#page-8-2)

- $0 = Disabled$
- $1 =$ Enabled

**Bit 0: Output Clock 1 Enable (OC1EN).** This bit enables and disables the output clock 1 drivers, output dividers, phase adjustment/alignment circuitry and start/stop circuitry. See section [3.6.1.](#page-8-2)

- $0 = Disabled$
- <span id="page-23-2"></span><span id="page-23-1"></span> $1 =$ Enabled





**Bits 7 to 4: GPIO1 Configuration (GPIO1C[3:0]).** This field configures the GPIO1 pin as a general-purpose input, a general-purpose output driving low or high, or a status output. The current state of the pin can be read from [GPIOSR.](#page-28-0)GPIO1. When GPIO1 is a status output, the [GPIO1SS](#page-24-3) register specifies which status bit is output.

0000 = General-purpose input

0001 = General-purpose input - inverted polarity

0010 = General-purpose output driving low

0011 = General-purpose output driving high

0100 = Status output – non-inverted polarity

0101 = Status output - inverted polarity of the status bit it follows

 $0110 =$  Status output  $-0$  drives low, 1 high impedance

 $0111 =$  Status output – 0 high impedance, 1 drives low

1000 to 1111 =  ${unused values}$ 

**Bits 3 to 0: GPIO0 Configuration (GPIO0C[3:0]).** This field configures the GPIO0 pin as a general-purpose input, a general-purpose output driving low or high, or a status output. The current state of the pin can be read from [GPIOSR.](#page-28-0)GPIO0. When GPIO0 is a status output, the [GPIO0SS](#page-24-0) register specifies which status bit is output.

0000 = General-purpose input

0001 = General-purpose input - inverted polarity

0010 = General-purpose output driving low

0011 = General-purpose output driving high

0100 = Status output – non-inverted polarity

0101 = Status output - inverted polarity of the status bit it follows

 $0110 =$  Status output – 0 drives low, 1 high impedance

 $0111 =$  Status output – 0 high impedance, 1 drives low

<span id="page-23-3"></span><span id="page-23-0"></span>1000 to  $1111 = \{$ unused values $\}$ 





These fields are identical to those in [GPIOCR1](#page-23-1) except they control GPIO2 and GPIO3.



<span id="page-24-1"></span><span id="page-24-0"></span>

**Register Name:** GPIO0SS **Register Address:** 12h

**Register Description:** GPIO0 Status Select Register



**Bits 7 to 3: Status Register (REG[4:0]).** When [GPIOCR1.](#page-23-1)GPIO0C=01xx, this field specifies the register of the status bit that GPIO0 will follow while the BIT field below specifies the status bit within the register. Setting the combination of this field and the BIT field below to point to a bit that isn't implemented as a real-time or latched status register bit results in GPIO0 being driven low. The address of the status bit that GPIO0 follows is 0[x40](#page-28-2) + REG[4:0]

**Bits 2 to 0: Status Bit (BIT[2:0]).** When [GPIOCR1.](#page-23-1)GPIO0C=01xx, the REG field above specifies the register of the status bit that GPIO0 will follow while this field specifies the status bit within the register. Setting the combination of the REG field and this field to point to a bit that isn't implemented as a real-time or latched status register bit results in GPIO1 being driven low. 000=bit 0 of the register. 111=bit 7 of the register.

Note: The device does not allow the GPIO status register bits in [GPIOSR](#page-28-0) to be followed by a GPIO.

<span id="page-24-3"></span>

<span id="page-24-2"></span>

These fields are identical to those in [GPIO0SS](#page-24-0) except they control GPIO1.

<span id="page-24-5"></span><span id="page-24-4"></span>



These fields are identical to those in [GPIO0SS](#page-24-0) except they control GPIO2.

<span id="page-24-7"></span><span id="page-24-6"></span>



These fields are identical to those in [GPIO0SS](#page-24-0) except they control GPIO3.



<span id="page-25-1"></span><span id="page-25-0"></span>

**Register Name:** PACR1 **Register Address:** 1Bh

**Register Description:** Phase Adjust Configuration Register 1



**Bit 7: Phase Adjustment Reset Bit (RST).** This bit is used to reset the phase adjustment state machine. This is used to abort the phase adjustment after arming but before the trigger occurs. Resetting puts the state machine back to waiting for an arm signal. This bit is self-clearing. See section [3.6.4.](#page-9-1)

1 = Reset a phase adjustment event in progress, self clearing

**Bit 6: Phase Adjustment Trigger Bit (TRIG).** This bit is used to trigger the phase adjustment event when [PACR2.](#page-26-0)TRGSRC=0000 and the phase adjustment has been armed. This bit may self-clear (return to 0) in some configurations, but system software should not depend on self-clearing behavior and should always set it back to 0 before retriggering. When the ARM bit and TRIG bit are selected as the sources for arming and triggering, respectively, the ARM bit must be set first then the TRIG bit can be set in a subsequent register write to initiate a trigger event. See section [3.6.4.](#page-9-1)

 $0\rightarrow 1$  = Trigger a phase adjustment

**Bit 5: Phase Adjustment Arm Bit (ARM).** When [PACR2.](#page-26-0)ARMSRC=0001, setting this bit to 1 while PASR.ARMED=0 arms the phase adjustment. Writing a 0 to this bit has no effect. Changing the value of this bit from 0 to 1 while [PASR.](#page-30-0)ARMED=1 has no effect. See section [3.6.4.](#page-9-1)

 $1 =$  Arm the phase adjustment, self clearing

**Bit 1: Phase Adjustment Trigger Invert (TINV).** This bit specifies the polarity of the trigger signal. See section [3.6.4.](#page-9-1)

 $0 =$  Trigger signal normal polarity

1 = Trigger signal inverted

**Bit 0: Phase Adjust/Alignment Mode (MODE).** This field sets the mode of the phase change. In output phase *alignment* mode, the device resets the MSDIV and LSDIV dividers for all participating outputs so that they are all aligned and then adjusts the phase of each participating output as specified in the [OCxPH](#page-36-0) register. In output phase *adjustment* mode the device does not reset the MSDIV and LSDIV dividers and therefore causes each participating output to have the phase adjustment specified in the [OCxPH](#page-36-0) register relative to that output's previous phase. See section [3.6.4.](#page-9-1)

 $0 =$ Phase alignment mode

1 = Phase adjustment mode



**Register Name:** PACR2 **Register Address:** 1Ch

<span id="page-26-0"></span>**Register Description:** Phase Adjust Configuration Register 2



**Bits 7 to 4: Output Phase Adjustment Arm Source (ARMSRC[3:0]).** This field selects the source of the phase adjustment arming signal. See section [3.6.4.](#page-9-1)

<span id="page-26-1"></span>0000 = Always armed (see Note) 0001 = [PACR1.](#page-25-0)ARM bit (one-shot) 0010 to  $0111 = \{$ unused values $\}$ 1000 = GPIO0 transition (see note below) 1001 = GPIO1 transition 1010 = GPIO2 transition 1011 = GPIO3 transition 1100 to 1111 =  ${unused values}$ 

Note: When using always armed, any change to the [PACR1](#page-25-0) or [PACR2](#page-26-0) registers or any change to the [OCxCR1.](#page-33-2)PHEN bits must be followed by a reset of the phase adjustment state machine (set [PACR1.](#page-25-0)RST=1).

**Bits 3 to 0: Output Phase Adjustment Trigger Source (TRGSRC[3:0]).** This field selects the source of the phase adjustment trigger signal. The phase adjustment must be armed or the trigger signal is ignored. The trigger source transition initiates the phase adjustment event. See section [3.6.4.](#page-9-1)

 $0000 = PACR1$ .TRIG bit 0001 to 0111 =  ${unused values}$ 1000 = GPIO0 transition (see note below) 1001 = GPIO1 transition 1010 = GPIO2 transition 1011 = GPIO3 transition 1100 to  $1111 = \{$ unused values $\}$ 

**Note**: In both fields above the GPIO transitions are 0-to-1 when [GPIOCR1.](#page-23-1)GPIOxC=0000 and 1-to-0 when [GPIOCR1.](#page-23-1)GPIOxC=0001.



## <span id="page-27-0"></span>**4.3.2 Status Registers**

<span id="page-27-1"></span>

<span id="page-27-3"></span>

**Bits 7 to 0: Device ID Upper (IDU[7:0]).** This field is the upper eight bits of the device ID.

<span id="page-27-4"></span><span id="page-27-2"></span>

**Default** | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1

**Bits 7 to 4: Device ID Lower (IDL[3:0]).** This field is the lower four bits of the device ID.

**Bits 3 to 0: Device Revision (REV[3:0]).** These bits are the device hardware revision starting at 0.



<span id="page-28-2"></span><span id="page-28-1"></span>

**Register Name:** CFGSR **Register Address:** 40h

**Register Description:** Configuration Status Register



**Bit 7: Test Mode (TEST).** This read-only bit is the latched state of the TEST/GPIO2 pin when the RSTN pin transitions high. For proper operation it should be 0. See section [3.2.](#page-6-2)

**Bits 3 to 2: Interface Mode (IF[1:0]).** These read-only bits are the latched state of the IF1/MISO and IF0/CSN pins when the RSTN pin transitions high. See section [3.2.](#page-6-2)

**Bits 1 to 0: Auto-Configuration (AC[1:0]).** These read-only bits are the latched state of the AC1/GPIO1 and AC0/GPIO0 pins when the RSTN pin transitions high. See section [3.2.](#page-6-2)

<span id="page-28-0"></span>**Register Name:** GPIOSR **Register Description:** GPIO Status Register **Register Address:** 41h



**Bit 3: GPIO3 State (GPIO3).** This real-time status bit indicates the current state of the GPIO3 pin, not influenced by any inversion that may be specified by [GPIOCR2.](#page-23-0)GPIO3C.

<span id="page-28-3"></span> $0 =$ low

 $1 = high$ 

**Bit 2: GPIO2 State (GPIO2).** This real-time status bit indicates the current state of the GPIO2 pin, not influenced by inversion that may be specified by [GPIOCR2.G](#page-23-0)PIO2C.

 $0 =$ low

 $1 = high$ 

**Bit 1: GPIO1 State (GPIO1).** This real-time status bit indicates the current state of the GPIO1 pin, not influenced by inversion that may be specified by [GPIOCR1.G](#page-23-1)PIO1C.

 $0 =$ low

 $1 =$ high

**Bit 0: GPIO0 State (GPIO0).** This real-time status bit indicates the current state of the GPIO0 pin, not influenced by inversion that may be specified by [GPIOCR1.G](#page-23-1)PIO0C.

 $0 =$ low

 $1 = high$ 



<span id="page-29-2"></span><span id="page-29-0"></span>





**Bit 5: Output Clock Interrupt Status (OC).** This read-only bit is set if any of the output clock interrupt status bits are set in the [OCISR](#page-30-2) register. See section [3.8.](#page-17-0)

**Bit 1: Interrupt Enable Bit (INTIE).** This is the global interrupt enable bit. When this bit is 0 all interrupt sources are prevented from setting the INT global interrupt status bit (below). See section [3.8.](#page-17-0)

 $0 =$  Interrupts are disabled at the global level

 $1 =$  Interrupts are enabled at the global level

**Bit 0: Interrupt Status (INT).** This read-only bit is set when any of bits 7:2 in this [INTSR](#page-29-0) register are set and the INTIE bit is set. This bit can cause an interrupt request when set by configuring one of the GPIO pins to follow it. See section [3.8.](#page-17-0)

 $0 = No$  interrupt

<span id="page-29-3"></span><span id="page-29-1"></span> $1 = An$  unmasked interrupt source is active





**Bit 7: Boot Controller Done (BCDONE).** This bit indicates the status of the on-chip boot controller, which performs auto-configuration from EEPROM. It is cleared when the device is reset and set after the boot controller finishes auto-configuration of the device. See section [3.11.](#page-18-1)



<span id="page-30-2"></span><span id="page-30-1"></span>

**Register Name:** OCISR **Register Address:** 45h

**Register Description:** Output Clock Interrupt Status Register



**Bit 2: Output Clock 3 Interrupt Status (OC3).** This bit indicates the current status of the interrupt sources for OC3. It is set when any latched status bit in the [OC3SR](#page-31-0) register is set and the associated interrupt enable bit is also set. See section [3.8.](#page-17-0)

**Bit 1: Output Clock 2 Interrupt Status (OC2).** This bit indicates the current status of the interrupt sources for OC2. It is set when any latched status bit in the [OC2SR](#page-31-0) register is set and the associated interrupt enable bit is also set. See section [3.8.](#page-17-0)

**Bit 0: Output Clock 1 Interrupt Status (OC1).** This bit indicates the current status of the interrupt sources for OC1. It is set when any latched status bit in the [OC1SR](#page-31-0) register is set and the associated interrupt enable bit is also set. See section [3.8.](#page-17-0)

<span id="page-30-0"></span>



**Bit 1: Phase Adjustment Busy (BUSY).** This bit is a real time status that indicates that the output phase adjustment has been triggered and is in progress on the participating outputs. See section [3.6.4.](#page-9-1)

<span id="page-30-3"></span> $0 =$  Output phase adjustment is not in progress

1 = Output phase adjustment is in progress

**Bit 0: Phase Adjustment Armed (ARMED).** This bit is a real time status that indicates that the output phase adjustment is armed and waiting for a trigger. It is cleared when the trigger event occurs. See section [3.6.4.](#page-9-1)

 $0 =$  Output phase adjustment is not armed

1 = Output phase adjustment is armed



**Register Name:** OCxSR

<span id="page-31-3"></span><span id="page-31-2"></span><span id="page-31-1"></span><span id="page-31-0"></span>

**Register Description: Output Clock x Status Register Register Address:** OC1: 53h, OC2: 54h, OC3: 55h



**Bit 7: (LSCLKIE).** This bit enables the LSCLKL latched status bit to send an interrupt request into device's interrupt logic.

 $0 =$  Interrupt is disabled

 $1 =$  Interrupt is enabled

**Bit 6: (LSCLKL).** This latched status bit is set when the low-speed divider output clock transitions low-to-high. Writing a 1 to this bit clears it.

 $0 =$  Low speed output clock has not transitioned low to high

1 = Low speed output clock has transitioned low to high

**Bit 5: (LSCLK).** This real-time status bit follows the level of the low-speed divider output clock when the [OCxCR3.](#page-34-0)SRLSEN bit is set.

 $0 =$  LSCLK is high

 $1 =$  LSCLK is low

**Bit 4: (STARTIE).** This bit enables the STARTL latched status bit to send an interrupt request into device's interrupt logic.

 $0 =$  Interrupt is disabled

 $1 =$  Interrupt is enabled

**Bit 3: (STARTL).** This latched status bit is set when the output clock signal has been started after being stopped. Writing a 1 to this bit clears it. See section [3.6.5.](#page-12-0)

0 = Output clock signal has not resumed from being stopped

1 = Output clock signal has resumed from being stopped

**Bit 2: (STOPIE).** This bit enables the STOPL latched status bit to send an interrupt request into device's interrupt logic.

 $0 =$  Interrupt is disabled

 $1 =$  Interrupt is enabled

**Bit 1: (STOPL).** This latched status bit is set when the output clock signal has been stopped. Writing a 1 to this bit clears it. See section [3.6.5.](#page-12-0)

 $0 =$  Output clock signal has not stopped

 $1 =$  Output clock signal has stopped

**Bit 0: (STOPD).** This real-time status bit is high when the output clock signal is stopped and low when the output clock is not stopped. See section [3.6.5.](#page-12-0)

 $0 =$  Output clock signal is not stopped

1 = Output clock signal is stopped

**Note:** STOPL and STOPD are controlled by logic that does not have a clock at reset. Therefore their reset values are indeterminate. They will become 0 when the output clock path is configured and an input clock is connected to the logic.



#### <span id="page-32-0"></span>**4.3.3 Source Selection Configuration Registers**

<span id="page-32-2"></span>

<span id="page-32-3"></span>

**Bit 1: This bit must be set to 1 for proper operation.**

<span id="page-32-4"></span><span id="page-32-1"></span>



**Bit 6: External Switching Mode (EXTSW).** This bit enables external reference switching mode. In this mode, if the selected GPIO signal is low the input mux is controlled by [SRCCR3.](#page-32-1)INMUX. If the selected GPIO signal is high the input mux is controlled by [SRCCR3.A](#page-32-1)LTMUX. [MCR2.](#page-22-1)EXTSS specifies which GPIO pin controls this behavior. See section [3.5](#page-8-0)

**Bits 5 to 3: Alternate Mux Control (ALTMUX[2:0]).** When [SRCCR3.](#page-32-1)EXTSW=0 this field is ignored. When [SRCCR3.](#page-32-1)EXTSW=1 and the selected GPIO signal is high, this field controls the input mux. See section [3.5.](#page-8-0)

- 000 = Crystal driver circuit if crystal is connected, otherwise XA input
- $001 =$  IC1 input
- $010 = IC2$  input
- $011 = IC3$  input
- 100-111 =  ${unused values}$

**Bits 2 to 0: Input Mux Control (INMUX[2:0]).** By default this field controls the input mux. When [SRCCR3.](#page-32-1)EXTSW=1 and the selected GPIO signal is high, this field is ignored, and the input clock source is specified by **SRCCR3.ALTMUX.** See section [3.5.](#page-8-0)

 $000 =$  Crystal driver circuit if crystal is connected, otherwise XA input

- $001 = IC1$  input
- $010 = IC2$  input
- $011 = IC3$  input
- $100-111 = \{$ unused values $\}$



#### <span id="page-33-0"></span>**4.3.4 Output Clock Configuration Registers**

<span id="page-33-2"></span>



**Bit 7: Phase Adjust Enable (PHEN).** This bit enables this output to participate in phase adjustment/alignment. See section [3.6.4.](#page-9-1)

<span id="page-33-6"></span><span id="page-33-5"></span><span id="page-33-3"></span> $0 =$  Phase adjustment/alignment disabled for this output

1 = Phase adjustment/alignment enabled for this output

**Bits 6 to 0: Medium-Speed Divider Value (MSDIV[6:0]).** This field specifies the setting for the output clock's medium-speed divider. The divisor is MSDIV+1. Note that if MSDIV is not set to 0 (bypass) then MSDIV must be set to a value that causes the output clock of the medium-speed divider to be 425MHz or less. When MSDIV=0, the medium-speed divider, phase adjust, low-speed divider, start/stop and output duty cycle adjustment circuits are bypassed and the high-frequency clock signal is directly sent to the output driver. See section [3.6.2.](#page-8-3)

<span id="page-33-4"></span><span id="page-33-1"></span>



**Bit 6: Clock Path Polarity (POL).** The clock path to the CML, HSTL and CMOS outputs is inverted when this bit set. This does not invert the LSDIV path to the CMOS OCxN pin if that path is enabled. See section [3.6.1.](#page-8-2)

**Bits 5 to 4: CMOS/HSTL Output Drive Strength (DRIVE[1:0]).** The CMOS/HSTL output drivers have four equal sections that can be enabled or disabled to achieve four different drive strengths from 1x to 4x. When the output power supply VDDOx is 3.3V or 2.5V, the user should start with 1x and only increase drive strength if the output is highly loaded and signal transition time is unacceptable. When VDDOx is 1.8V or 1.5V the user should start with 4x and only decrease drive strength if the output signal has unacceptable overshoot. See section [3.6.1.](#page-8-2)

 $00 = 1x$  $01 = 2x$  $10 = 3x$  $11 = 4x$ 

**Bit 3: Stop Disable (STOPDIS).** This bit causes the output to become disabled (high impedance) while the output clock is stopped. See section [3.6.5.](#page-12-0)

- $0 = Do$  not disable the output while stopped
- $1 =$  Disable the output while stopped



**Bits 2 to 0: Output Clock Signal Format (OCSF[2:0]).** Note that [OCEN.](#page-22-2)OCxEN=0 forces the output driver to be high-impedance regardless of the value of the OCSF register field. See section [3.6.1.](#page-8-2)

- 000 = Disabled (high-impedance, low power mode)
- 001 = CML, standard swing ( $V_{OD}$  =800m $V_{P-P}$  typical)
- 010 = CML, narrow swing ( $V_{OD}$  =400mV<sub>P-P</sub> typical)
- $011$  = HSTL (Set [OCxCR2.](#page-33-1)DRIVE=11 (4x) to meet JESD8-6)
- 100 = Two CMOS: OCxP in phase with OCxN
- 101 = One CMOS: OCxP high impedance, OCxN enabled
- 110 = One CMOS: OCxP enabled, OCxN high impedance
- <span id="page-34-1"></span><span id="page-34-0"></span>111 = Two CMOS: OCxP inverted vs. OCxN





**Bit 7 Enable LSDIV Statuses (SRLSEN).** This bit enables the [OCxSR.](#page-31-0)LSCLK real-time status bit and its associated latched status bit [OCxSR.](#page-31-0)LSCLKL.

 $0 =$  LSCLK status bit is not enabled (low)

1 = LSCLK status bit is enabled

**Bit 6: This bit must be set to 1 for proper operation.**

**Bit 5: OCxN Low Speed Divider (NEGLSD).** This bit selects the source of the clock on the OCxN pin in CMOS mode. See section [3.6.2.](#page-8-3)

 $0 =$ Same as OC $xP$ 

1 = Output of the LSDIV divider

Note: NEGLSD should only be set to one in two-CMOS mode [\(OCxCR2.](#page-33-1)OCSF=100 or 111) and when [OCxCR2.](#page-33-1)POL=0.

**Bit 4: LSDIV Select (LSSEL).** This bit selects the source of the output clock. When the MSDIV divider is selected (LSSEL=0) the LSDIV divider output can be independently selected as the source for the OCxN pin (in CMOS output mode) or monitored by the [OCxSR.](#page-31-0)LSCLK status bit. This bit is only valid when  $OCxCR1.MSDIV > 0$ . See section [3.6.2.](#page-8-3)

 $0 =$ The output clock is sourced from the MSDIV divider.

1 = The output clock is sourced from the LSDIV divider.

**Bit 0: Low-Speed Divider Value (LSDIV[24]).** See the [OCxDIV1](#page-35-0) register description.



<span id="page-35-2"></span><span id="page-35-0"></span>

**Register Name:** OCxDIV1

**Register Description:** Output Clock x Divider Register 1<br> **Register Address:** OC1: 203h, OC2: 213h, OC3: 223 **Register Address:** OC1: 203h, OC2: 213h, OC3: 223h



**Bits 7 to 0: Low-Speed Divider Value (LSDIV[7:0]).** The full 25-bit LSDIV[24:0] field spans this register, [OCxDIV2,](#page-35-4) [OCxDIV3.](#page-35-6) and bit 0 of [OCxCR3.](#page-34-0) LSDIV is an unsigned integer. The frequency of the clock from the medium-speed divider is divided by LSDIV+1. The [OCxCR3.](#page-34-0)LSSEL and NEGLSD bits control when the output of the low-speed divider is present on the OCxP and OCxN output pins. [OCxCR1.](#page-33-2)MSDIV must be > 0 for the low-speed divider to operate. See section [3.6.2.](#page-8-3)



<span id="page-35-6"></span><span id="page-35-5"></span><span id="page-35-4"></span><span id="page-35-3"></span>**Register Name:** OCxDIV2 **Output Clock x Divider Register 2 Register Address:** OC1: 204h, OC2: 214h, OC3: 224h



**Bits 7 to 0: Low-Speed Divider Value (LSDIV[15:8]).** See the [OCxDIV1](#page-35-0) register description.





**Bits 7 to 0: Low-Speed Divider Value (LSDIV[23:16]).** See the [OCxDIV1](#page-35-0) register description.

<span id="page-35-7"></span><span id="page-35-1"></span>



**Bits 7 to 0: Output Clock Duty Cycle (OCDC[7:0]).** This field controls the output clock signal duty cycle when MSDIV>0 and LSDIV>1. When OCDC = 0 the output clock is 50%. Otherwise the clock signal is a pulse with a width of OCDC number of MSDIV output clock periods. The range of OCDC can create pulse widths from 1 to 255 MSDIV output clock periods. When [OCxCR2.](#page-33-1)POL=0, the pulse is high and the signal is low the remainder of the cycle. When POL=1, the pulse is low and the signal is high the remainder of the cycle. See section [3.6.3.](#page-9-0)



**Register Name:** OCxPH

<span id="page-36-2"></span><span id="page-36-0"></span>**Register Description:** Output Clock x Phase Adjust Register<br> **Register Address:** OC1: 207h, OC2: 217h, OC3: 227h **Register Address:** OC1: 207h, OC2: 217h, OC3: 227h



**Bits 7 to 0: Phase Adjust Value (PHADJ[7:0]).** When [OCxCR1.](#page-33-2)PHEN=1, this field specifies the phase adjustment of the output clock during a phase adjustment event. When [OCxCR1.](#page-33-2)PHEN=0, this field is ignored. The specified phase adjustment occurs once during a phase adjustment event. The format of the field is 2'scomplement with the LSB being one half of an input HSDIV clock period. Positive values move the signal later in time (to the right on a scope). See section [3.6.4.](#page-9-1)

 $00000000 = 0.0$  UI  $00000001 = +0.5$  UI  $00000010 = +1.0$  UI  $00000011 = +1.5$  UI …  $01111110 = +63.0$  UI  $01111111 = +63.5$  UI  $10000000 = -64.0$  UI  $10000001 = -63.5$  UI …  $11111101 = -1.5$  UI  $11111110 = -1.0$  UI  $11111111 = -0.5$  UI

**Register Name:** OCxSTOP **Register Description:** Output Clock x Start Stop Register **Register Address:** OC1: 208h, OC2: 218h, OC3: 228h

<span id="page-36-5"></span><span id="page-36-4"></span><span id="page-36-3"></span><span id="page-36-1"></span>



**Bit 7: Output Clock Stop (STOP).** When SRC=0000, this bit is used to stop the output clock high or low. The output stays stopped while this bit is high. See section [3.6.5.](#page-12-0)

 $0 = Do$  not stop the output clock

 $1 =$  Stop the output clock

**Bits 5 to 2: Output Clock Stop Source (SRC[3:0]).** This field specifies the source of the stop signal. See section [3.6.5.](#page-12-0)

 $0000 =$  STOP bit

0001 = The arming of a phase adjustment (signal stopped when [PASR.](#page-30-0)ARMED is asserted; signal started when [PASR.](#page-30-0)BUSY is cleared)

0010 to 0111 =  ${unused values}$ 

 $1000 = GPIO0$  $1001 = GPIO1$ 

 $1010 = GPIO2$ 

 $1011 = GPIO3$ 

1100 to  $1111 = \{$ unused values $\}$ 



**Bits 1 to 0: Output Clock Stop Mode (MODE[1:0]).** This field selects the mode of the start-stop function. See section [3.6.5.](#page-12-0)

 $00 =$  Never stop

01 = Stop High: stop after rising edge of output clock, start after falling edge of output clock

- 10 = Stop Low: stop after falling edge of output clock, start after rising edge of output clock
- $11 = \{$ unused value $\}$

The following table shows which pin(s) stop high or low as specified above for each output signal format:



Notes:

- 1. The highest priority condition for an output is when it is stopped and [OCxCR2.](#page-33-1)STOPDIS=1. When this condition occurs both OCxP and OCxN become high-impedance regardless of the state of the control bits mentioned below.
- 2. When the output is not stopped or when [OCxCR2.](#page-33-1)STOPDIS=0, [OCxCR3.](#page-34-0)NEGLSD=1 causes the OCxN pin to follow the output clock of the low-speed divider uninverted regardless of the signal format, regardless of the state of [OCxCR2.](#page-33-1)POL, and regardless of whether the output is stopped.
- <span id="page-37-1"></span>3. When the above situations do not apply, [OCxCR2.](#page-33-1)POL=1 changes Stop High to Stop Low and vice versa.

## <span id="page-37-0"></span>**4.3.5 Input Clock Configuration Registers**





**Bit 6: Locking Polarity (POL).** This field specifies the polarity of the input clock that is passed to the output clock pins. See section [3.5.](#page-8-0)

<span id="page-37-4"></span><span id="page-37-3"></span><span id="page-37-2"></span> $0 = Normal$ 

 $1 =$  Inverted

**Bits 1 to 0: Input Clock High-Speed Divider (HSDIV[1:0]).** This field specifies the divide value for the input clock high-speed divider. See section [3.5.](#page-8-0)

- $00 = Divide$  by 1
- $01 = Divide$  by 2
- $10 = Divide$  by 4
- $11 = Divide by 8$



## <span id="page-38-0"></span>**5. Electrical Characteristics**

#### **Absolute Maximum Ratings**



\* Exceeding these values may cause permanent damage. Functional operation under these conditions is not implied.

\* Voltages are with respect to ground (VSS) unless otherwise stated.

**Note 1:** The typical values listed in the tables of Section [5](#page-38-0) are not production tested.

Note 2: Specifications to -40°C and 85°C are guaranteed by design or characterization and not production tested.

#### <span id="page-38-1"></span>**Table 5 - Recommended DC Operating Conditions**



## <span id="page-38-2"></span>**Table 6 - Electrical Characteristics: Supply Currents**







Note 1: Typical values measured at 1.80V and 3.30V supply voltages and 25°C ambient temperature.

**Note 2:** IC1 enabled and 125MHz. IC2, IC3, XA and crystal driver circuit disabled. All outputs enabled and 125MHz with signal format as specified in section [3.11.1](#page-18-2) for the configuration chosen. VDDOx=1.8V for HCSL signal format, 3.3V otherwise. HCSL outputs terminated 50 $\Omega$  to ground. CMOS outputs terminated 1M $\Omega$  to ground.

**Note 3:** VDDOx=3.3V, 1x drive strength, f<sub>o</sub>=250MHz, 2pF load

#### <span id="page-39-0"></span>**Table 7 - Electrical Characteristics: Non-clock CMOS Pins**



**Note 1:**  $0V < V_{IN} <$  VDD33 for all other digital inputs.

**Note 2:** VOH does not apply for SCL and SDA in I2C interface mode since they are open drain.

#### <span id="page-39-1"></span>**Table 8 - Electrical Characteristics: XA Clock Input**

This table covers the case when there is no external crystal connected and an external oscillator or clock signal is connected to the XA pin.





#### <span id="page-40-1"></span>**Table 9 - Electrical Characteristics: Clock Inputs, ICxP/N**



Note 1: The device can tolerate voltages as specified in V<sub>TOL</sub> w.r.t. VSS on its ICxP and ICxN pins without being damaged. For differential input signals, proper operation of the input circuitry is only guaranteed when the other specifications in this table, including  $|V_{ID}|$ , are met.

Note 2: For inputs IC1P/N and IC2P/N V<sub>ID</sub>=V<sub>ICxP</sub> – V<sub>ICxN</sub>. For input IC3P, V<sub>ID</sub>=V<sub>IC3P</sub> – V<sub>CMI</sub>. The max V<sub>ID</sub> spec only applies when a differential signal is applied on ICxP/N; it does not apply when a single-ended signal is applied on ICxP.

- **Note 3: Differential signals.** The differential inputs can easily be interfaced to neighboring ICs driving LVDS, LVPECL, CML, HCSL, HSTL or other differential signal formats using a few external passive components. In general, Microsemi recommends terminating the signal with the termination/load recommended in the neighboring component's data sheet and then AC-coupling the signal into the ICxP/ICxN pins. See [Figure 13](#page-41-0) for details. To connect a differential signal to IC3, AC-couple one side of the signal to IC3P and AC-couple the other side to VSS. For DC-coupling, treat the input as 1.8V CML.
- **Note 4: Single-ended signals** can be connected to ICxP pins. Signals with amplitude greater than 2.5V must be DC-coupled. For signals with amplitudes less than 2.5V Microsemi recommends AC-coupling but DC-coupling can also be used. When a single-ended signal is connected to ICxP, ICxN should be connected to a capacitor  $(0.1 \mu F)$  or  $0.01 \mu F)$  to VSS.
- **Note 5:** The input high-speed divider must be used to divide the frequency by 2 or more.

<span id="page-40-0"></span>

**Figure 12 - Electrical Characteristics: Clock Inputs**

**Microsemi** 



**Figure 13 - Example External Components for Differential Input Signals**

#### <span id="page-41-1"></span><span id="page-41-0"></span>**Table 10 - Electrical Characteristics: CML Clock Outputs**



**Note 1:** The differential CML outputs can easily be interfaced to LVDS, LVPECL, CML and other differential inputs on neighboring ICs using a few external passive components. See [Figure 15](#page-42-1) for details.







<span id="page-42-0"></span>

<span id="page-42-1"></span>**Figure 15 – Example External Components for CML Output Signals**



#### <span id="page-43-1"></span>**Table 11 - Electrical Characteristics: CMOS and HSTL (Class I) Clock Outputs**



**Note 1:** Minimum output frequency is a function of input frequency and device divider values and is guaranteed by design.

Note 2: For HSTL Class I, V<sub>OH</sub> and V<sub>OL</sub> apply for both unterminated loads and for symmetrically terminated loads, i.e. 50Ω to VDDOx/2.

Note 3: For VDDOx=3.3V an[d OCxCR2.D](#page-33-1)RIVE=1x, I<sub>O</sub>=4mA. For VDDOx=1.5V and [OCxCR2.](#page-33-1)DRIVE=4x, I<sub>O</sub>=8mA.

**Note 4:** Output clock frequency ≤ 160MHz or VDDOx ≥ 1.8V.

**Note 5:** Output clock frequency > 160MHz and VDDOx < 1.8V.

**Note 6:** Measured differentially.

## **Interfacing to HCSL Components**

Outputs in HSTL mode with VDDOx=1.5V or VDDOx=1.8V can provide an HCSL signal ( $V_{OH}$  typ. 0.75V) to a neighboring component when configured as shown in [Figure 16](#page-43-0) below. For VDDOx=1.5V the value of R<sub>S</sub> should be set to 30 $\Omega$  and [OCxCR2.](#page-33-1)DRIVE should be set to 4x. For VDDOx=1.8V the value of R<sub>S</sub> should be set to 20 $\Omega$  and [OCxCR2.](#page-33-1)DRIVE should be set to 2x.



<span id="page-43-0"></span>**Figure 16 – Example External Components for HCSL Output Signals**



#### <span id="page-44-0"></span>**Table 12 - Electrical Characteristics: Jitter and Skew Specifications**



**Note 1:** Output frequency = input frequency, full-swing CML output signal format.

**Note 2:** Only applies for outputs that have the same signal format, VDDO voltage, drive strength and load/termination. Also, this skew spec doesn't apply to OCxN when an output pair is configured wit[h OCxCR3N](#page-34-0)EGLSD=1.

Note 3: CMOS/HSTL outputs unloaded, differential outputs with 100Ω differential termination (CML) or 50Ω single-ended to ground (HCSL).

**Note 4:** Tested with input clock slew rate of 3V/ns.

**Note 5:** Jitter calculated from integrated phase noise from 12kHz to 20MHz.

**Note 6:** Tested with 50MHz crystal TXC 7M50070021.



#### <span id="page-45-1"></span>**Table 13 - Electrical Characteristics: SPI Slave Interface Timing, Device Registers**



**Note 1:** All timing is specified with 100pF load on all SPI pins.

**Note 2:** All parameters in this table are guaranteed by design or characterization.

**Note 3:** See timing diagram in [Figure 17.](#page-45-0)

<span id="page-45-0"></span>

**Figure 17 - SPI Slave Interface Timing**



#### <span id="page-46-0"></span>**Table 14 - Electrical Characteristics: SPI Slave Interface Timing, Internal EEPROM**



**Note 1:** This timing applies (a) whe[n EESEL=](#page-21-3)1 and (b) in direct EEPROM write mode (see section [3.11.2\)](#page-18-3).

**Note 2:** All timing is specified with 100pF load on all SPI pins.

**Note 3:** All parameters in this table are guaranteed by design or characterization.

**Note 4:** See timing diagram in [Figure 17.](#page-45-0)



<span id="page-47-1"></span>**Table 15 - Electrical Characteristics: I<sup>2</sup>C Slave Interface Timing**

<b>Characteristics</b>	Symbol	Min.	Typ.	Max.	<b>Units</b>	<b>Notes</b>
SCL clock frequency	$f_{SCL}$			400	<b>kHz</b>	
Hold time, START condition	t <sub>HD:STA</sub>	0.6			μs	
Low time, SCL	$t_{LOW}$	1.3			μs	
High time, SCL	$t_{HIGH}$	0.6			μs	
Setup time, START condition	$t_{\scriptstyle\text{SU:STA}}$	0.6			μs	
Data hold time	t <sub>HD:DAT</sub>	$\Omega$		0.9	μs	Notes 2 and 3
Data setup time	$t_{\text{SU:DAT}}$	100			ns	
Rise time	$t_{\mathsf{R}}$				ns	Note 4
Fall time	$t_{\mathsf{F}}$	$20 +$ 0.1C <sub>b</sub>		300	ns	$C_b$ is cap. of one bus line
Setup time, STOP condition	$t_{\scriptstyle\text{SU:STO}}$	0.6			μs	
Bus free time between STOP/START	$t_{\text{BUF}}$	1.3			μs	
Pulse width of spikes which must be suppressed by the input filter	t <sub>SP</sub>	0		50	ns	

**Note 1:** The timing parameters in this table are specifically for 400kbps Fast Mode. Fast Mode devices are downward-compatible with 100kbps Standard Mode I<sup>2</sup>C bus timing. All parameters in this table are guaranteed by design or characterization. All values referred to  $V_{Hmin}$  and  $V_{Hmax}$  levels (se[e Table 7\)](#page-39-0).

Note 2: The device internally provides a hold time of at least 300ns for the SDA signal (referred to the V<sub>IHmin</sub> of the SCL signal) to bridge the undefined region of the falling edge of SCL. Other devices must provide this hold time as well per the I<sup>2</sup>C specification.

Note 3: The I<sup>2</sup>C specification indicates that the maximum t<sub>HD:DAT</sub> spec only has to be met if the device does not stretch the low period  $(t_{Low})$  of the SCL signal. The device does not stretch the low period of the SCL signal.

**Note 4:** Determined by choice of pull-up resistor.

<span id="page-47-0"></span>

**Figure 18 - I <sup>2</sup>C Slave Interface Timing**



## <span id="page-48-0"></span>**6. Package and Thermal Information**

## <span id="page-48-1"></span>**6.1 Package Top Mark Format**





#### <span id="page-48-3"></span><span id="page-48-2"></span>**Table 16 – Package Top Mark Legend**





## <span id="page-49-0"></span>**6.2 Thermal Specifications**

#### <span id="page-49-1"></span>**Table 17 - 5x5mm QFN Package Thermal Properties**



**Note 1:** Theta-JA ( $\theta_{JA}$ ) is the thermal resistance from junction to ambient when the package is mounted on an 4-layer JEDEC standard test board and dissipating maximum power.

Note 2: Theta-JP ( $\theta_{\text{JP}}$ ) is the thermal resistance from junction to the center exposed pad on the bottom of the package.

**Note 3:** For all numbers in the table, the exposed pad is connected to the ground plane with a 5x5 array of thermal vias; via diameter 0.33mm; via pitch 0.76mm.



## **7. Mechanical Drawing**

<span id="page-50-0"></span>



## <span id="page-51-0"></span>**8. Acronyms and Abbreviations**



## <span id="page-51-1"></span>**9. Data Sheet Revision History**





Microsemi Corporate Headquarters One Enterprise Aliso Viejo, CA 92656 USA

**Within the USA**: +1 (800) 713-4113 **Outside the USA**: +1 (949) 380-6100 **Sales**: +1 (949) 380-6136 **Fax**: +1 (949) 215-4996

**E-mail**[: sales.support@microsemi.com](mailto:sales.support@microsemi.com)

©2018 Microsemi Corporation. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.

Microsemi Corporation (Nasdaq: MSCC) offers a comprehensive portfolio of semiconductor and system solutions for communications, defense & security, aerospace and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs and ASICs; power management products; timing and synchronization devices and precise time solutions, setting the world's standard for time; voice processing devices; RF solutions; discrete components; security technologies and scalable anti-tamper products; Power-over-Ethernet ICs and midspans; as well as custom design capabilities and services. Microsemi is headquartered in Aliso Viejo, Calif., and has approximately 3,400 employees globally. Learn more at **[www.microsemi.com](../../drew.jenkins/AppData/Roaming/Microsoft/rajesh.divipala/AppData/Local/Microsoft/Windows/Temporary%20Internet%20Files/Content.Outlook/1U3ZYRIN/www.microsemi.com)**.

Microsemi makes no warranty, representation, or guarantee regarding the information contained herein or the suitability of its products and services for any particular purpose, nor does Microsemi assume any liability whatsoever arising out of the application or use of any product or circuit. The products sold hereunder and any other products sold by Microsemi have been subject to limited testing and should not be used in conjunction with mission-critical equipment or applications. Any performance specifications are believed to be reliable but are not verified, and Buyer must conduct and complete all performance and other testing of the products, alone and together with, or installed in, any endproducts. Buyer shall not rely on any data and performance specifications or parameters provided by Microsemi. It is the Buyer's responsibility to independently determine suitability of any products and to test and verify the same. The information provided by Microsemi hereunder is provided "as is, where is" and with all faults, and the entire risk associated with such information is entirely with the Buyer. Microsemi does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other IP rights, whether with regard to such information itself or anything described by such information. Information provided in this document is proprietary to Microsemi, and Microsemi reserves the right to make any changes to the information in this document or to any products and services at any time without notice.

# **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[Microchip](https://www.mouser.com/microchip):

[ZL40255LDG1](https://www.mouser.com/access/?pn=ZL40255LDG1) [ZL40255LDF1](https://www.mouser.com/access/?pn=ZL40255LDF1)