
PART NUMBER**5476^BEA**

**Rochester Electronics
Manufactured Components**

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All re-creations are done with the approval of the Original Component Manufacturer. (OCM)

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceeds the OCM data sheet.

Quality Overview

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-38535
 - Class Q Military
 - Class V Space Level

Qualified Suppliers List of Distributors (QSLD)

- Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OCM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.

54/7476
54H/74H76
54LS/74LS76

DUAL JK FLIP-FLOP

(With Separate Sets, Clears and Clocks)


DESCRIPTION — The '76 and 'H76 are dual JK master/slave flip-flops with separate Direct Set, Direct Clear and Clock Pulse inputs for each flip-flop. Inputs to the master section are controlled by the clock pulse. The clock pulse also regulates the state of the coupling transistors which connect the master and slave sections. The sequence of operation is as follows: 1) isolate slave from master; 2) enter information from J and K inputs to master; 3) disable J and K inputs; 4) transfer information from master to slave.

TRUTH TABLE

INPUTS		OUTPUT
@ t_n	@ $t_n + 1$	
J	K'	Q
L	L	Q_n
L	H	L
H	L	H
H	H	\bar{Q}_n

H = HIGH Voltage Level
 L = LOW Voltage Level
 t_n = Bit time before clock pulse.
 $t_n + 1$ = Bit time after clock pulse.

CLOCK WAVEFORM



Asynchronous Inputs:


LOW input to \bar{S}_D sets Q to HIGH level
 LOW input to \bar{C}_D sets Q to LOW level
 Clear and Set are independent of clock
 Simultaneous LOW on \bar{C}_D and \bar{S}_D makes both Q and \bar{Q} HIGH

The 'LS76 is a dual JK, negative edge-triggered flip-flop also offering individual Direct Set, Direct Clear and Clock Pulse inputs. When the Clock Pulse input is HIGH, the JK inputs are enabled and data is accepted. This data will be transferred to the outputs according to the Truth Table on the HIGH-to-LOW clock transitions.


ORDERING CODE: See Section 9

PKGS	PIN OUT	COMMERCIAL GRADE	MILITARY GRADE	PKG TYPE
		$V_{CC} = +5.0 \text{ V} \pm 5\%$, $T_A = 0^\circ \text{C to } +70^\circ \text{C}$	$V_{CC} = +5.0 \text{ V} \pm 10\%$, $T_A = -55^\circ \text{C to } +125^\circ \text{C}$	
Plastic DIP (P)	A	7476PC, 74H76PC 74LS76PC		9B
Ceramic DIP (D)	A	7476DC, 74H76DC 74LS76DC	5476DM, 54H76DM 54LS76DM	6B
Flatpak (F)	A	7476FC, 74H76FC 74LS76FC	5476FM, 54H76FM 54LS76FM	4L

CONNECTION DIAGRAM
PINOUT A



LOGIC SYMBOL



V_{CC} = Pin 5
 GND = Pin 13


T-46-07-07

76


INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	54/74 (U.L.) HIGH/LOW	54/74H (U.L.) HIGH/LOW	54/74LS (U.L.) HIGH/LOW
J ₁ , J ₂ , K ₁ , K ₂	Data Inputs	1.0/1.0	1.25/1.25	0.5/0.25
\overline{CP}_1 , \overline{CP}_2	Clock Pulse Inputs (Active Falling Edge)	2.0/2.0	2.5/2.5	2.0/0.5
\overline{CD}_1 , \overline{CD}_2	Direct Clear Inputs (Active LOW)	2.0/2.0	2.5/2.5	1.5/0.5
\overline{SD}_1 , \overline{SD}_2	Direct Set Inputs (Active LOW)	2.0/2.0	2.5/2.5	1.5/0.5
Q ₁ , \overline{Q}_1 , Q ₂ , \overline{Q}_2	Outputs	20/10	12.5/12.5	10/5.0 (2.5)

LÓGIC DIAGRAMS (one half shown)
'76, 'H76



'LS76



DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	54/74	54/74H	54/74LS	UNITS	CONDITIONS
		Min Max	Min Max	Min Max		
I _{CC}	Power Supply Current	40	50	8.0	mA	V _{CC} = Max, V _{CP} = 0 V

AC CHARACTERISTICS: V_{CC} = +5.0 V, T_A = +25°C (See Section 3 for waveforms and load configurations)

SYMBOL	PARAMETER	54/74	54/74H	54/74LS	UNITS	CONDITIONS
		C _L = 15 pF R _L = 400 Ω	C _L = 25 pF R _L = 280 Ω	C _L = 15 pF		
		Min Max	Min Max	Min Max		
f _{max}	Maximum Clock Frequency	15	25	30	MHz	Figs. 3-1, 3-9
t _{PLH} t _{PHL}	Propagation Delay C _{Pn} to Q _n or Q _n	25 40	21 27	20 30	ns	Figs. 3-1, 3-9
t _{PLH} t _{PHL}	Propagation Delay C _{Dn} or S _{Dn} to Q _n or Q _n	25 40	13 24	20 30	ns	Figs. 3-1, 3-10

AC OPERATING REQUIREMENTS: V_{CC} = +5.0 V, T_A = +25°C

SYMBOL	PARAMETER	54/74	54/74H	54/74LS	UNITS	CONDITIONS
		Min Max	Min Max	Min Max		
t _s (H)	Setup Time HIGH J _n or K _n to C _{Pn}	0	0	20	ns	Fig. 3-18 (76, H76) Fig. 3-7 (LS76)
t _h (H)	Hold Time HIGH J _n or K _n to C _{Pn}	0	0	0	ns	
t _s (L)	Setup Time LOW J _n or K _n to C _{Pn}	0	0	20	ns	
t _h (L)	Hold Time LOW J _n or K _n to C _{Pn}	0	0	0	ns	
t _w (H) t _w (L)	C _{Pn} Pulse Width	20 47	12 28	20 13.5	ns	Fig. 3-9
t _w (L)	C _{Dn} or S _{Dn} Pulse Width LOW	25	16	25	ns	Fig. 3-10