

LC7980

SANYO Semiconductors

DATA SHEET

CMOS LSI

Controller for the LCD Dot Matrix Graphic Display

Overview

The LC7980 is a controller LSI for the liquid crystal dot matrix graphic display. It stores display data sent from the 8-bit microcomputer in the display RAM attached externally and generates dot matrix LC drive signals. The LC7980 has two modes — the graphic mode, in which each bit of data from the external RAM either lights or does not light a dot in the LCD, and the character mode, in which character codes stored in the external RAM generate dot patterns through the built-in character-generator ROM. These two ways enable the LC7980 to cover a wide variety of applications.

As the LC7980 is fabricated using CMOS process technology, combining it with a CMOS microomputer produces an LCD device of low power demand.

Features

- 1. Liquid crystal dot matrix graphic display controller
- Display control capacity. Graphic mode ---- 512K dots (2¹⁶ bytes) Character mode ---- 65,536 characters (2¹⁶ characters)
- Character generator ROM ----- 7360 bits Character font 5 x 7 dots 160 types Character font 5 x 11 dots 32 types (Extendable to 4K bytes with an external ROM)
- Interfacing allowed with the 80- and 68-series MPU
 Display duty (selectable by program)
- From static to 1/256 duty 6. A variety of instruction fucntions Scroll, cursor on/off/blink, character blink, bit manipulation
- 7. Built-in terminal for controlling external RAM
- Display system ---- B system
 Data output format.
 Format 1 ---- The output D1 controls the upper screen, and the output D2 the lower screen.
 Format 2 (with ODD/EVEN function) ---- The outputs D1 and D3 control the upper screen, and the outputs D2 and D4 the lower screen
- 10. Data transfer rate ---- 10M bits/sec. max.
- 11. Built-in oscillator (X tal, capacitor attached externally)
- 12. Low power demand
- 13. Single +5V power suppl

Package Dimensions

unit : mm

3057-QFP64A



SANYO Electric Co., Ltd. Semiconductor Company TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN

Specifications

Absolute Maximum Ratings/Ta=25°C, GND=0V

				unit
Maximum Supply Voltage	Voo max	≠0-3to+7.0		V
Input Voltage	Vi	-B 310 400 +0.3		v
Output Voltage	Vo	-8.3 toVoD+0.3	2.	v
Allowable Power demand	Pd max	Ta=75°C 200	States and and	mW
Operating Temperature	Topr	-2010 + 75	Sec. Sec.	τ
Storage Temperature	Tstg	-56 to +125	Service of the servic	τ
Allowable Operation Condition	ons/T ₈ ≕—20 t	to +75°C, GND=0V		
2 10 1945	355	an top	max	unit
Supply Voltage	Voo	4.75	5.25	v
Input "H"-Level Voltage	VIHT	All input, I/O terminals except XT1 2.2	Vop	V
Input "L"-Level Voltage	VILI	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	0.8	V
Input "H"-Level Voltage	V ₩2	XT1 0.7ybp	VDO	V
Input "L"-Level Voltage	VIL2	XT1 // 0 0.3	3Voo	V
Output "H"-Level Voltage	VOH1	IOH=-0.6mA/ 2.4	Voo	V
		DB0107, WE MA0 to 15, PA0 to 3, MD0 to 7, GE		
Output "L"-Level Voltage	VOL1	IOL=1.6mA 0	0.4	V
		DB0107/WE, MADION, RA0103/ MD0107, CE		
Output "H"-Level Voltage	VOH2	Kor=-0.8mA	VDD	v
	an anna b	/ FLM, GL1, CL2, 01, D2, 53, D4, MB		
Output "L"-Level Voltage	Vol.2	IOL=0 6mA	0.4	v
Clock Frequency	tosc	FLM, CL, GLZ, D1, OZ, D3, D4, MB	10	MHz
Clock Frequency	tose	FLM, CG, GE2, D1, D2, D3, D4, MB	10	ŝ

Electrical Characteristics/Ta=20 to +75°C, GND=0V, VDD=5V±5%

	min	typ	max	unit
Input Leak Current IN VIN 0 to Vop. CS, RD(E), RS, WR(R/W), RES, MS	- 5		5	"uA
Supply Current / 100 X/tal oscillation, fosc= 10MHz		6	9	mA
Supply Current Mos X'tal oscillation, fosc=10MHz Pull-up Current Pull-up Current Pull-up Current		10	20	μA

Timing Characteristics

- (1) Bus read/write operation 1 (interface with the 68 series MPU)
- (2) Bus read/write operation 2 (interface with the 80 series MPU)
- (3) Bus read/write operation 3
- (4) Interface with external RAM and ROM
- (5) Interface with the driver LSI

1.13

(1) Bus read/write operation 1 (interface with the 80-series MPU)





No.	Item	Symbol	min	typ	max	unit	Condition
1	Address set-up time	tas /	10	-	- e (ns	
2	Address hold time	tan s	60	-	-	ns	1
3	Data delay time	toos	-	-	130	ns	CL-50pF
4	Data hold time (read)	ADHR	0	-	-	ns	
5	Data set-up time	tosw	125	-	-	ns	a sector
6	Data hold time (wirte)	TOHW	28	-	-	ns	

Note (1) Definition of the test waveform 2 Measurement point -- 1.5 1.5 + 0.45

The input terminals are driven at 2.4V and 0.45V. Timing is measured at 1.5V.

READ CYCLE				
(B) OFF	¥	, t		And and a second and a second second
32			-+0// /S	
R/W, CS, RS	X		$\frac{1}{10}$	\$\$=}//
080-7		X	K.	All added
WRITE CYCLE				ľ
RD (E)				
R/W, CS, RS	X		×/	
080-7			×	
	and a second and a	<u> 8</u> 7//		

(2) Bus read/write operation 2 (interface with the 68-series MPU)

		State Land	
		and the second	- AN RANG
		S. S.	
(Ta=-20to+75℃.	VDO-5V±	5 %, GND	0V7

No.	Item	Symbol	phin	typ	max	unit	Condition
1	Address set-up time	tAS	90	-	-	ns	
2	Address hold time	tang	10	-	-	ns	
3	Data delay time (read)	took	-	-	140	ns	CL=50pF
4	Data hold time (read) Data set-up time (write)	MOHR.	10	-	-	ns	100
5	Data set-up time (write)	tosw	220	-	-	ns	
6	Data hold time (write)	t DHW	20		-	ns	

50Ë Note (1) Definition of the test waveform 2.4 Measurement point-+ 1.5 1.5 -0,45

The input terminals are driven at 2.4V and 0.45V. Timing is measured at 1.5V.

(3) Bus read/write operation 3

80-series MPU interface (MS=GND, RS=GND)



(Ta=-20to+75℃, VDO=5V±5%, GND≠0V)

No-	l d'arte de la constance de la c	ymbol	min.	typ	max	unit	Instruction register value
1		èr	J2		2×10*×(Hp+2) Fosc +200	ns	орн
2	Write cycle time tu	NCYA	-		2×10 ³ ×(2Hp+2) Fosc +200	ns	DEH, OFH
2	Write cycle time 14	NEY2	-	-	2×10'×(Hp+2) Fosc +200	ns	осн
2	Write cycle time	NCY3	-	-	- 4000 Fosc +200	ns	00H, 01H, 02H, 03H, 04H, 08H, 09H, 0AH, 08H

Notes

- In the character mode, Hp is the number of horizontal dots per character in a character display. In the graphic mode, Hp indicates how many bits from RAM appear in a 1-byte display.
- (2) FOSC is the oscillating frequency, expressed in MHz.
- (3) All measurement points are at 1.5V.



(4) Interface with external RAM and ROM

		and the second second	4. K	Star Star
READ CYCLE	(Ta=−2010+75℃.	Voo-5V±5	SK [®] GND₩ØV)	a start and a start a s
		and the second se		State of the second sec

No.	Item	Symbol	With	typ	max	unit	Condition
1	MA0-15, RA0-3 read address delay time	ACANA	10 - J	\$_F	95	ns	11.22
2	MD0-7, RD0-7 set-up time	-tanga	105	-	-	ns	
3	CE delay time	Hoce	17	-	95	ns	
9	CE hold time	THOER	0 0	-	-	ns	

No.	ltem	Symbol	min	typ	max	unit	Condition
4	Memory address set up time	LSMAW	0	-	-	ns	
5	WE pulse width	TWWE	170	-	-	ns	
6	Memory data set-up time	ISMDW	100	12	-	ns	
7	Memory address hold time	THMAW	0	-	-	ns	
8	Memory data hold time	THMDW	0	-	-	ns	1000
10	CE hold time	THCEW	D	-	-	ns	

Notes

- (1) *1 is timing in which display data is not written into or read from the MPU.
- (2) All output terminals are under no load.
- (3) All measurement points are at 1.5V.

ũ.

(5) Interface with the driver LSI



No	Item	and the second se	Symbol in
		a de la companya de l	A

and the state

tona

tOFM

two:H1

tWCL2

TWCH2

95

195

95

195

95

195

100

100

ns:

ns

ns.

ns

ns.

ns

ns

ns

ODD/EVEN mode

ODD/EVEN mode

ODD/EVEN mode

			1	S.,	
N	n	ŧ.	D	c	1
	5	*	υ	٠	

9

1

2

3

4

5

6

7

8

(1) All output terminals are under no load.

MB phase difference

FLM phase difference

CL1 clock pulse width (H level)

CL2 clock pulse width (L level)

CL2 clock pulse width (H level)

(2) All measurement points other than those specified are at 0.5VDD.



Function of each block

Register ٠

> The LC7980 has 5 types of registers - the instruction register, data input register, data output register, dot register, and mode control register.

> The instruction register stores such instruction codes as the start address, cursor address specification, etc. It consists of 4 bits, and the lower 4 bits of the data bus, DBO to DB3, are written into it.

> The data input register temporarily stores data to be written into the external RAM, dot register, and mode control register. It consists of 8 bits.

> The data output register temporarily stores data to be read from external RAM, and consists of 8 bits. When the cursor address is written into the cursor address counter via the data input register and the memory read instruction is set in the instruction register, data in external RAM is read into the data output register by internal operation. With the next instruction, the MPU reads the data output register, and completes data transfer to the MPU.

> The dot register stores dot information such as the character pitch, the number of vertical dots, etc. Data sent from the MPU is written into the dot register via the data input register.

> The mode control register stores LCD status information such as display on/off and cursor on/off/blink. It consists of 8 bits. Data sent from the MPU is written into this register via the data input register

Busy flag

When the Busy flag is "1", the LC7980 is operating internally. At this time, the next instruction cannot be accepted. The Busy flag is output to DB7 when RS=1, RD(E)=0 (MS=0) or RS=1, WR(R/W), RD(E)=1 (MS=1). The next instruction must be written after ensuring that the Busy flag is "O".

Dot counter

The dot counter generates LC display timing according to the contents of the dot register.

Refresh address counter

The refresh address counter controls addresses of the external RAM and is available in two types - refresh address counter (1) and refresh address counter (2). The former is for the upper screen, and the latter for the lower screen

Row address counter

In the character mode, this counter outputs rester addresses RAO to 3 for the character generator ROM,

Character generator ROM

The character generator ROM has a total of 7360 bits and stores data on 192 kinds of characters. Character codes from the external RAM and row codes from the line address counter are added to address signals, and ROM outputs 5-bit dot data.

There are 192 kinds of character fonts, of which 160 are 5 x 7 and 32 are 5 x 11, With extended ROM, character fonts can be increased to 256 kinds sized 8 x 16,

Cursor address counter

The cursor address counter is a 16-bit counter which can be preset by instruction. When data is read from or written into external RAM (i.e., read/write of display dot data or character codes), the counter retains the addresses. The value indicated on the cursor address counter is automatically incremented by 1 when instructions to read/write display data and to perform bit set/clear are issued.

Cursor signal generator

In the character mode, the cursor can be displayed by means of instructions. The cursor is generated automatically when the cursor address counter and the row address counter reach the specified value.

Parallel-serial conversion

The two parallel-serial conversion circuits simultaneously transfer parallel data from the external RAM, character generator, and extended ROM to the upper and lower LC screen drive circuits as serial data.

ODD/EVEN

Data output from the parallel-serial conversion circuit is divided into even-numbered data and odd-numbered data, then output to D1 through D4.

Pin Functions

Pin Name	Pin No.	Function
DB0 to 7	16 to 23	Data bus Three-state I/O common terminal, terminal for transmitting/receiving data to/from the MPU.
CS	10	Chip select Selection allowed when CS=0
MS	14	Terminal for selection between the 68- and 80-series MPU, MS=0 80 series, MS=1 68 series.
RD (E)	11	 MS=0 (when connected to the 80-series MPU) Read MPU +- LC7980 MS=1 (when connected to the 68-series MPU) Enable Data is written at the negative going edge of RD(E) Data can be read while RD(E)=1.
WR (R/W)	12	 MS=0 (when connected to the 80-series MPU) Write MPU → LC7980 MS=1 (when connected to the 68-series MPU) Read/write WR (R/W)=1 MPU ← LC7980 WR (R/W)=0 MPU → LC7980
RS	13	Register select RS=1 Instruction register RS=0 data register
XT1, XT2	1,2	Terminal for the X'tal oscillator
RES	9	Reset Setting RES to 0 selects display OFF, 1-bit serial transfer method, 32-frame blink period, and Hp=6.
MA0 to 15	46 to 61	Address output for the display RAM
RA0 to 3	3, 6, 7, 63	Raster address output for the external character generator ROM.
MD0 to 7	25 to 32	Display data bus Three-state I/O common terminal.
RD0 to 7	33 to 40	ROM data input Dot data from the external character generator is input.
WE	8	Write enable Display RAM write signal.
ĊE	64	Display RAM chip enable signal.
CL2	41	Display data shift clock signal.
CL1	5	Display data latch signal.
FLM	4	Freme signal
мв	62	LC drive signal AC signal B system
D1, D2 D3, D4	42 to 45	Display data serial output D1, D3 for the upper screen D2, D4 for the lower screen

(Note) When mounting on the PCB, do not dip it in solder.

Display control instruction

Display is controlled by writing data into the instruction register and 13 data registers. The instruction register and the data register are distinguished by the RS signal. First, write 4-bit data in the instruction register when RS=1, then specify the code of the data register. Next, with RS=0, write 8-bit data in the data register, which executes the specified instruction.

A new instruction cannot be accepted while an old instruction is being executed. As the Busy flag is set under this condition, write an instruction only after reading the Busy flag and making sure that it is 0.

However, the next instruction can be executed without checking the Busy flag when the maximum read cycle time or the write cycle time has been exceeded after execution of the previous data read instruction or the data write instruction. The Busy flag does not change when data is written into the instruction register (RS=1). Therefore, the Busy flag need not be checked immediately after writing data into the instruction register.

1) Mode control

Write code "00H" (in hexadecimal notation) in the instruction register and specify the mode control register.

Register	R/W	RS	DB7	OB6	DB5	/ DB4 << DB3 <	DB2	DB1	DB0
Instruction Reg	0	1	0	0	0	Ø 50 8 8	and the second	C	0
Mode control Reg	٥	0					and a second		



2) Setting the character pitch

Register	R/W	RŜ	DB7	DB6	DB5	DB4	OB3	DB2	DB1	DB0
Instruction Reg	D	1	0	0	0	٥	0	0	D	1
Character pitch Reg	0	0		(Vp-	1) Bin	ary	0	10	*p-1.)	Binary

Vp is the number of vertical dots per character. Determine Vp with the pitch between two vertically placed characters taken into consideration. This value is meaningful only in the character display mode. It is invalid in the graphic mode.

In character mode, Hp indicates the number of horizontal dots per character, from the leftmost part of one character to the leftmost part of the next. In the graphic mode, Hp indicates now many bits (or dots) from RAM appear in a 1-byte display.

Hp must take one of the following three values.

	D80	DB1	DB2	HP
Horizontal character pitch 6	1	0	1	6
" 7	0	1	1	7
	1	1	1	8

3) Setting the number of characters

Register	R/W	RS	DB7	/Q85	085	DB4 083	DB2	DB1	DB0
Instruction Reg	D	1	0		ê ₁ 0	0 0	0	1	0
Character number Reg	D	0	and the second second		8, € (н	N-1) Binary			

In the character display mode, HN indicates the number of characters in the horizontal direction. In the graphic mode, it indicates the number of bytes in the horizontal direction. The total number of dots positioned horizontally on the screen n is given by the formula 40₈₀

 $n = Hp \times H_N$.

Even numbers in the range 2 to 256 (decimal) can be set as HM

4) Setting the number of time divisions (display duty)

Register	and the second second	R/W SRS	DB7	CB6	DB5	DB4	DB3	DB2	DB1	DB0
Instruction Reg	and a start of the	0 1	0	0	0	0	0	0	1	1
Time division Reg.	or and the second s	0	A start		(N	x-1)	Binary			

Nx represents the number of time divisions. Consequently, 1/Nx is the display duty.

Decimal numbers within the range 1 to 256 can be set as Nx.

5) Setting the cursor position

Reg ster	R/W	RS	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
Instruction Reg	0	1	C	0	0	0	0	1	0	0
Cursor position Reg	0	0	0	0	a	D		(CP-	1) Bina	ry

In the character display mode, Cp indicates the line at which the cursor is displayed. For example, when Cp=8 (decimal) is specified, the cursor is displayed beneath the character of the 5 x 7 dot-font. The horizontal length of the cursor equals Hp (the horizontal character pitch). Decimal values in the range 1 to 16 can be assigned to Cp. When the value is less than the vertical character pitch Vp (Cp ≤ Vp), display priority is given to the cursor (provided the cursor display is ON}. The cursor is not displayed when CP > Vp. The horizontal length of the cursor equals Hp.

6) Setting the display start lower address

Register	R/W	RŚ	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
Instruction Reg	0	1	0	D	0	0	1	0	0	0
Display start address Reg (lower byte)	0	0	(start	t address	lower by	te) binar	y		None and a subscription of	

7) Setting the display start upper address

Register	R/W	RS	DB7	DB6	DB5	DB4	DB3	D(82	681	DBO
Instruction Reg	0	1	0	0	0	0	A STATE	4	Ø0	a faith
Display start address Reg (upper byte)	0	0	(start	address	upper by	te) binar	У У _%		a second	Į.

This instruction writes the display start address value in the display start address register. The display start address is the RAM address at which data to be displayed at the leftmost position of the top line of the screen is stored. The start address consists of 16 bits (upper and lower).

8) Setting the cursor (lower) address (RAM read/write lower address)

Register	R/W	RŚ	DB7	DB6	DBS		DB3	DB2	DB1	DB0
Instruction Reg	0	1	0	0	all the second	D	And I	0	:t:	0
Cursor address counter (lower byte)	0	0	leun	100	ss loover t	ytel bir	ary			

9) Setting the cursor (upper) address (RAM read/write upper address)

Register	R/W	AS	A R. C. G. R. C. S. S. C. S. C. S.	DB6	085	D84	DB3	DB2	D81	DB0
Instruction Reg	0	1,4	6	0	0	0	1	0	1	1
Cursor address counter (upper byte)	10	ANGES.	(cursor	address	upper	byte) bir	nary			

This instruction writes the cursor address value in the cursor address counter. The cursor address indicates the address for exchanging display data and character codes with RAM. In other words, data at the address specified by the cursor address is read from or written into RAM. In character display, the cursor is displayed at the position specified by the cursor address.

The cursor address is divided into a lower address (8 bits) and an upper address (8 bits). It should be set in accordance with the following sules.

۱	To rewrite (set) both lower and upper addresses:	First set the lower address, then the upper.
2	To rewrite the lower address.	Always reset the upper address after setting the lower address.
3	To rewrite the upper address only:	Set the upper address. It is unnecessary to reset the lower address.

The cursor address counter is a 16-bit up-counter with set/reset functions: when the Nth bit goes from 1 to 0, the count of the (N + 1)th bit increments by one. Accordingly, when the lower address is set so that the lower MSB (8th bit) changes from 1 to 0, the LSB (1st bit) of the upper counter must increment by one. When setting the cursor address, set the lower and upper addresses as a 2-byte continuous instruction.

In character display, the cursor is displayed at the position where the lower 14 bits of the display address and the lower 14 bits of the cursor address agree, and the upper 2 bits are ignored.

10)' Writing display data

Register	R/W	RS	DB7	DB6	DB5	DB4	DB3	082	DB1	DB0
Instruction Reg	0	1	0	0	0	0	1	1 N	0	0
RAM	0	0	MSB (pattern o	lata, char	racter co	de)	Stand Stands	A CALLER AND	SB

Write code "ODH" in the instruction register. Then, write 8-bit data with RS=0, and the data is written into RAM as display data or character codes at the address specified by the cursor address counter. After writing, the count of the cursor address counter increments by 1.

11) Reading display data

Register	R/W	RS	DB7	DB6	DB5	DB4	ОВЗ	DB2	DB1	D80
Instruction Reg	0	1	0	۵	0,	Q _2/25		1,000	0	1
RAM	1	0	MSB (pattern o	lata, chara	icter cor	tek ²⁸	and a start of the second s		LSB

Write "OCH" in the instruction register. Then, establish the read status with RS=0, and data in the RAM can be read. The procedure for reading data is as follows:

This instruction outputs the contents of the data output register to DB0 to 7, then transfers the RAM data indicated by the cursor address to the data output register. It then increments the cursor address by 1, which means that correct data cannot be read in the first read operation. The specified value is output in the second read operation. Accordingly, a dummy read operation must be performed ance when reading data after setting the cursor address.

12) Bit clear

Register	R/W s	RS COBY DB6	DB5	DB4	DB3	DB2	DB1	DBC
Instruction Reg	R	1 8 9	0	0	1	1	1	0
Bit clear	0	0 0 0 0	0	0	٥	(N	ls—1)8	inary

2.

13) Bit set

Register	L_158	RW	RS /	/DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
Instruction Reg		R	See Section	0	D	0	0	1	1	1	:1
Bit set	(GO)	0	0	0	0	0	0	D .	(1)	J3−1)E	Binary

As the bit-clear or bit-set instruction, 1 bit of a 1 byte of data in display RAM is set to 0 or 1. The bit specified by NB is set to 0 for the bit-clear instruction and 1 for the bit-set instruction. The RAM address is specified by the cursor address, which is automatically incremented by 1 at the completion of the instruction. NB is a value in the range from 1 to 8. The LSB is indicated by NB=1, and the MSB by NB=8.

14) Reading the BUSY flag

Register	R/W	RS	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
Busy flag	1	1	1/0				*			
busy neg		10	170				•			

a,

The Busy flag is output to DB7 when read mode is established with RS=1. The Busy flag is set to 1 while any of the instructions 1) through 13) is being executed. It is set to 0 at the completion of the execution, allowing the next instruction to be accepted. No other instruction can be accepted when the Busy flag is 1. Accordingly, before writing an instruction and data, it is necessary to ensure that the Busy flag is 0. However, the next instruction can be executed without checking the Busy flag when the maximum read cycle time or the write cycle time has been exceeded after execution of the previous data read instruction or the data write instruction.

The Busy flag does not change when data is written into the instruction register (RS=1). Therefore, the Busy flag need not be checked immediately after writing data into the instruction register. Specification of the instruction register is unnecessary to read the Busy flag.

The relation between the LCD panel display and Hp, HN, Vp, Cp, and Nx.



Symbol	Description	Meaning	Value
HP	Horizontal character pitch	Character pitch in the horizontal direction	6 to 8 dots
HN	Number of charac- ters in the horizontal direction	Number of characters (digits) per horizontal line or the number of words per line (graphic)	Even digits in the range 2 to 256
VP	direction Vertical character pitch	Character pitch in the vertical direction	1 to 16 dots
CP	Cursor position	The line number at which the cursor is to be displayed	1 to 16 lines
NX	Number of lines in the vertical direction	Display duty	1 to 256 lines

Note)

When the number of vertical dots on the screen is m and that of horizontal dots is n,

1/m = 1/Nx = display duty $n = Hp x H_N$ m/Vp = number of display lines $Cp \le Vp$





LC7980

Built-in character generator

Lower 4bit	0010	0011	0100	0101	0110	0111	1010	1011	1100	1101	1110	1111
****0000		Ø	Ð	Р	``	P			5	Æ.	æ	K
****0001	!	1	A	Q	æ	q	13	F	J.	4	.ä	q
××××0010	п	2	В	R	b	r	ľ	×	U.			Æ
****0011	#	3	С	5	C	s		r 3	Ť	HE .	Į.	67
****0100	\$	4	D	Т	d	t	Ć,	<u>.</u>	ŀ	护	ļ.4	Ω
××××010†	%	5	E	U		1.1		Ţ		1	ß	ü
****0110	8.	6	F	IJ	Æ	4,4	•		·	Ξ	ρ	Σ
***×0111	3	7	B	M	LEI,	i, f		4	$\overline{\mathcal{X}}$		q	Л
****1000	Ć	8	H	X	ŀħ	×.,		7	.	Ņ	J.	X
××××1001	>	'A	Ţ	¥	ì	14	r	Ţ	ļ	IĿ	-1	Ч
****1010	:46	:		Z	A	Z	Ш]	Ù	12	j	Ŧ
****1011	+	*	K	J.	k	{	7	芀	E	Π	×	F
*******00			P	*	1]	† 2	<u> </u>	7	7	¢.	円
/~***11801			<u>fr1</u>]	m	}	.1.	Z	4	2	ŧ.	÷
********	•/		Ы	~	n	÷	3	t	:1:	÷	ħ	
****		?	0		O	÷	.ñ	9	7	13	ö	

No.1911-17/18

Sample configurations

Graphic mode



- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or /indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
 - ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its atfiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
 - Intersection of the second second
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of December, 1995. Specifications and information herein are subject to change without notice.