

ISL8204M, ISL8206M

Complete High Efficiency DC/DC Power Module

FN6999

Rev 4.00

October 28, 2014

The ISL8204M, ISL8206M is a family of pin-compatible power modules to the ISL8201M. These are simple and easy to use, high power DC/DC modules and are ideal for a wide variety of applications. The ISL820xM family of high current DC/DC step-down modules virtually eliminate design and manufacturing risks while dramatically improving time to market.

The simplicity is in the family's "Off The Shelf" unassisted implementation. All you need is the ISL820xM for the current requirement of your design, bulk input and output capacitors and one resistor, to program the output voltage, and you have a complete high current power design ready for your market.

This family of buck converters is packaged in a thermally enhanced compact (15mmx15mm) overmolded QFN Package that operates without a heatsink, even at full load over temperature. The package supports simple, reliable, automated assembly using standard surface mount equipment while making it easy to probe to all pins. The lack of a required heat dissipation layer, provides easy access to all pins and the limited number of the external components reduce the PCB to a component layer and a simple ground layer.

Additionally, each IC in the family is footprint compatible, making it easy to change your design to meet different power needs without changing your layout. One simple layout fits all.




FIGURE 1. TYPICAL SCHEMATIC

Features


- Complete switch mode power supply in one package
 - ISL8204M - 4A with, 6.6A Peak
 - ISL8206M - 6A with, 8.8A Peak
- Single resistor sets V_{OUT} +0.6V up to +6V at $\pm 1\%$
- Up to 95% efficiency
- Overcurrent protection
- Internal soft-start with pre-bias output start-up
- Wide input voltage range from 1VDC to 20VDC
- Fast transient response

Applications

- Servers
- Telecom and datacom applications
- Industrial equipment
- Point of load regulation
- General purpose step-down DC/DC

Related Literature

- [AN1386](#) "ISL8201M, ISL8204M, ISL8206M EVAL1Z Evaluation Board User's Guide"
- iSim model - (See respective device information page at www.intersil.com)

FIGURE 2. DERATING CURVE (ISL8206M 5V_{IN})TABLE 1. R_{FB} VALUES FOR TYPICAL OUTPUT VOLTAGES

V_{OUT}	0.6V	1.05V	1.2V	1.5V	1.8V	2.5V	3.3V	5V
R_{FB}	Open	13k	9.76k	6.49k	4.87k	3.09k	2.16k	1.33k

Simplified Block Diagram




FIGURE 3. INTERNAL BLOCK DIAGRAM

Ordering Information

PART NUMBER (Notes 1, 2, 3)	PART MARKING	TEMP. RANGE (°C)	PACKAGE (RoHS Compliant)	PKG. DWG. #
ISL8204MIRZ	ISL8204M	-40 to +85	15 Ld QFN	L15.15x15
ISL8206MIRZ	ISL8206M	-40 to +85	15 Ld QFN	L15.15x15
ISL8204MEVAL1Z	Evaluation Board			
ISL8206MEVAL1Z	Evaluation Board			

NOTES:

1. Add “-T*” suffix for tape and reel. Please refer to [TB347](#) for details on reel specifications.
2. These Intersil plastic packaged products are RoHS compliant by EU exemption 7C-I and employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3) termination finish which is compatible with both SnPb and Pb-free soldering operations. Intersil RoHS compliant products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
3. For Moisture Sensitivity Level (MSL), please see device information page for [ISL8204M](#), [ISL8206M](#). For more information on MSL please see techbrief [TB363](#).

Summary of Features


PART NUMBER	RATED CURRENT (A)	R _{ISET} (kΩ)	LS FET r _{Ds(on)} (mΩ)	MAX V _{OUT} (V)
ISL8206M	6	4.12	15	6
ISL8204M	4	2.87	15	6

Pin Configuration

ISL8204M, ISL8206M

(15 LD QFN)

TOP AND 3D VIEW



Pin Descriptions

PIN	SYMBOL	DESCRIPTION
1, 2, 3, 4	PGND	Power ground pin for signal, input, and output return path. PGND needs to connect to one (or more) ground plane(s) immediately, which is recommended to minimize the effect of switching noise, copper losses, and maximize heat dissipation. Range: OV.
5	PVCC	This pin provides the bias supply for ISL8204M, ISL8206M, as well as the low-side MOSFET's gate and high-side MOSFET's gate. If PVCC rises above 6.5V, an internal 5V regulator will supply to the internal logic's bias (but high-side and low-side MOSFET gate will still be sourced by PVCC). Connect a well decoupled +5V or +12V supply to this pin. Connect 1 μ F ceramic capacitor to ground plane directly. Range: 4.5V to 14.4V.
6, 8, 15	NC	No internal connection.
7	ISET	The ISET pin is the input for the overcurrent protection (OCP) setting, which compares the $r_{DS(ON)}$ of the low-side MOSFET to set the overcurrent threshold. The ISL8204M, ISL8206M has an initial protect overcurrent limit. It has an integrated internal 4.12k Ω /2.87k Ω resistor (R_{SET-IN}) between the ISET and PGND pins, which can prevent significant overcurrent impact to the module. One can also connect an additional resistor R_{SET-EX} between the ISET pin and the PGND pin in order to reduce the current limit point by paralleling. Range: 0 to PVCC.
9	VIN (PD1)	Power input pin. Apply input voltage between the VIN pin and PGND pin. It is recommended to place an input decoupling capacitor directly between the VIN pin and the PGND pin. The input capacitor should be placed as closely as possible to the module. Range: 1V to 20V.
10	PHASE (PD2)	The PHASE pin is the switching node between the high and low-side MOSFET. It also returns the current path for the high-side MOSFET driver and detects the low-side MOSFET drain voltage for the overcurrent limits point. Range: 0V to 30V.
11	PGND (PD3)	Power ground pin for signal, input, and output return path. PGND needs to connect to one (or more) ground plane(s) immediately, which is recommended to minimize the effect of switching noise, copper losses, and maximize heat dissipation. Range: OV.
12	VOUT (PD4)	Power output pin. Apply output load between this pin and the PGND pin. It is recommended to place a high frequency output decoupling capacitor directly between the VOUT pin and the PGND pin. The output capacitor should be placed as closely as possible to the module. Range: 0.6V to 6V.

Pin Descriptions (Continued)

PIN	SYMBOL	DESCRIPTION
13	COMP/EN	This is the multiplexed pin of the ISL8204M, ISL8206M. During soft-start and normal converter operation, this pin represents the output of the error amplifier. Use COMP/EN in combination with the FB pin to compensate for the voltage control feedback loop of the converter. Pulling COMP/EN low ($V_{EN/IS} = 0.4V$ nominal) will disable (shutdown) the controller, which causes the oscillator to stop, and the high-side gate and low-side gate of the MOSFETs outputs to be held low. The external pull-down device will initially need to overcome a maximum of 5mA of COMP/EN output current. However, once the controller is disabled, the COMP/EN output will also be disabled, thus only a 20 μ A current source will continue to draw current. Range: 0V to 5V.
14	FB	The FB pin is the output voltage adjustment of the ISL8204M, ISL8206M. It will regulate to 0.6V at the FB pin with respect to the PGND pin. The ISL8204M, ISL8206M has an integrated voltage dividing resistor. This is a precision 9.76k Ω resistor (RFB-TI) between the VOUT and FB pins. Different output voltages can be programmed with additional resistors between FB to PGND. Range: 0.6V.

Absolute Maximum Ratings

COMP/EN to P_{GND}	P_{GND} - 0.3V to +6V
I_{SET} to P_{GND}	P_{GND} - 0.3V to P_{VCC} + 0.3V
P_{VCC} to P_{GND}	P_{GND} - 0.3V to +15V
PHASE to P_{GND} (Note 4)	-1.2V ~ +30V
V_{IN} to PHASE (Note 4)	-1.2V ~ +30V
Junction Temperature, T_J	+125°C
Storage Temperature Range, T_{STG}	-55°C to +125°C
ESD Rating	
Human Body Model (Tested per JESD22-A114E)	2kV
Machine Model (Tested per JESD22-A115-A)	100V
Charge Device Model (Tested per JESD22-C101C)	1kV
Latch Up (Tested per JESD-78B; Class 2, Level A)	100mA

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

NOTES:

4. V_{DS} (Drain to Source) specification for internal high-side and low-side MOSFET.
5. θ_{JA} is measured in free air with the component mounted on a high effective thermal conductivity test board (i.e. 4-layer type without thermal vias – see tech brief [TB379](#)) per JEDEC standards except that the top and bottom layers assume solid planes.
6. For θ_{JC} , the “case temp” location is the center of the exposed metal pad on the package underside.

Electrical Specifications $T_A = +25^\circ C$. $V_{IN} = 12V$, $V_{OUT} = 1.5V$. $C_{IN} = 220\mu F \times 1$, $10\mu F$ /Ceramic $\times 2$, $C_{OUT} = 47\mu F \times 8$ /Ceramic. **Boldface** limits apply over the operating temperature range, $-40^\circ C$ to $+85^\circ C$.

PARAMETER	SYMBOL	CONDITIONS	MIN (Note 8)	TYP	MAX (Note 8)	UNITS
INPUT CHARACTERISTICS						
Input Supply Bias Current	$I_{Q(VIN)}$	$I_{OUT} = 0A$, $V_{OUT} = 1.5V$, $V_{IN} = 12V$, $P_{VCC} = 12V$	-	13	-	mA
Input In-rush Current	I_{inRush}	$I_{OUT} = 0A$, $V_{OUT} = 1.5V$, $V_{IN} = 12V$, $P_{VCC} = 12V$	-	140	-	mA
Input Supply Current	$I_{S(VIN)}$	$I_{OUT} = 6A$, $V_{OUT} = 1.5V$, $V_{IN} = 12V$, $P_{VCC} = 12V$	-	0.86	-	A
		$I_{OUT} = 4A$, $V_{OUT} = 1.5V$, $V_{IN} = 12V$, $P_{VCC} = 12V$	-	0.56	-	A
OUTPUT CHARACTERISTICS						
Output Continuous Current Range	$I_{OUT(DC)}$	$V_{IN} = 12V$, $V_{OUT} = 1.5V$ ISL8206M	0	-	6	A
		ISL8204M	0	-	4	A
Line Regulation Accuracy	$\Delta V_{OUT}/\Delta V_{IN}$	$V_{OUT} = 1.5V$, $I_{OUT} = 0A$, $V_{IN} = 3.3V$ to $20V$, $P_{VCC} = 5V$	-	0.1	-	%
Load Regulation Accuracy	$\Delta V_{OUT}/\Delta I_{OUT}$	$I_{OUT} = 0A$ to $6A/4A$, $V_{OUT} = 1.5V$, $V_{IN} = 12V$, $P_{VCC} = 12V$	-	0.5	-	%
Peak-to-Peak Output Ripple Voltage	ΔV_{OUT}	ISL8206M $I_{OUT} = 6A$ $V_{OUT} = 1.5V$, $V_{IN} = 12V$, $P_{VCC} = 12V$	-	8	-	mV
		ISL8204M $I_{OUT} = 4A$ $V_{OUT} = 1.5V$, $V_{IN} = 12V$, $P_{VCC} = 12V$	-	7	-	mV
DYNAMIC CHARACTERISTICS						
Voltage Change For Positive Load Step	ΔV_{OUT-DP}	$I_{OUT} = 0A$ to $4A$. Current slew rate = $2.5A/\mu s$, $V_{IN} = 12V$, $V_{OUT} = 1.5V$, $P_{VCC} = 12V$	-	30	-	mV
Voltage Change For Negative Load Step	ΔV_{OUT-DN}	$I_{OUT} = 0A$ to $4A$. Current slew rate = $2.5A/\mu s$, $V_{IN} = 12V$, $V_{OUT} = 1.5V$, $P_{VCC} = 12V$	-	27	-	mV

Electrical Specifications $T_A = +25^\circ\text{C}$. $V_{IN} = 12\text{V}$, $V_{OUT} = 1.5\text{V}$. $C_{IN} = 220\mu\text{F} \times 1, 10\mu\text{F}/\text{Ceramic} \times 2$, $C_{OUT} = 47\mu\text{F} \times 8/\text{Ceramic}$. **Boldface** limits apply over the operating temperature range, -40°C to $+85^\circ\text{C}$. (Continued)

PARAMETER	SYMBOL	CONDITIONS	MIN (Note 8)	TYP	MAX (Note 8)	UNITS
Voltage Change For Positive Load Step	ΔV_{OUT-DP}	$I_{OUT} = 0\text{A}$ to 6A . Current slew rate = $2.5\text{A}/\mu\text{s}$, $V_{IN} = 12\text{V}$, $V_{OUT} = 1.5\text{V}$, $P_{VCC} = 12\text{V}$	-	43	-	mV
Voltage Change For Negative Load Step	ΔV_{OUT-DN}	$I_{OUT} = 0\text{A}$ to 6A . Current slew rate = $2.5\text{A}/\mu\text{s}$, $V_{IN} = 12\text{V}$, $V_{OUT} = 1.5\text{V}$, $P_{VCC} = 12\text{V}$	-	40	-	mV
CONTROLLER						
PVCC Supply Current Shutdown	I_{PVCC_S}	$P_{VCC} = 12\text{V}$; Disabled (Note 7)	4	5.2	7	mA
Supply Voltage	P_{VCC}	Fixed 5V supply (Note 7)	4.5	5.0	5.5	V
		Wide range supply (Note 7)	6.5	12.0	14.4	V
P_{VCC} Operating Current	I_{PVCC}	$I_{OUT} = 6\text{A}$, $V_{OUT} = 1.5\text{V}$, $V_{IN} = 12\text{V}$	-	14	-	mA
		5V supply	-	25	-	mA
		12V supply	-	14	-	mA
		$I_{OUT} = 4\text{A}$, $V_{OUT} = 1.5\text{V}$, $V_{IN} = 12\text{V}$	-	25	-	mA
		5V supply	-	14	-	mA
Rising P_{VCC} Threshold	V_{PORR}	(Note 7)	3.9	4.1	4.3	V
		(Note 7)	0.30	0.35	0.40	V
Oscillator Frequency	F_{OSC}	(Note 7)	510	600	660	kHz
Internal Resistor Between V_{OUT} and FB Pins	R_{FB-TI}	(Note 7)	9.66	9.76	9.86	k Ω
Disabled Threshold Voltage (COMP/EN)	V_{ENDIS}	(Note 7)	0.375	0.4	0.425	V
Reference Voltage	V_{REF}	(Note 7)	-	0.6	-	V
Reference Voltage Tolerance		0°C to +70°C (Note 7)	-1.0	-	+1.0	%
		-40°C to +85°C (Note 7)	-1.5	-	+1.5	%
FAULT PROTECTION						
Internal Resistor Between I_{SET} and P_{GND} Pins	R_{SET-IN}	ISL8206M	-	4.12	-	k Ω
		ISL8204M	-	2.87	-	k Ω
I_{SET} Current Source	I_{SET}	(Note 7)	18.0	21.5	23.5	μA

NOTES:

- Parameters are 100% tested for internal IC/component prior to module assembly.
- Parameters with MIN and/or MAX limits are 100% tested at $+25^\circ\text{C}$, unless otherwise specified. Temperature limits established by characterization and are not production tested.







FIGURE 4. TEST CIRCUIT FOR ALL PERFORMANCE AND DERATING GRAPHS

Typical Performance Characteristics

Efficiency Performance $T_A = +25^\circ\text{C}$, $V_{IN} = PVCC$ ($PVCC = 5\text{V}$ for 18V_{IN}), $C_{IN} = 220\mu\text{F} \times 1$, $10\mu\text{F/Ceramic} \times 2$, $C_{OUT} = 330\mu\text{F}$ (ESR = $10\text{m}\Omega$), $22\mu\text{F/Ceramic} \times 3$. The efficiency equation is:

$$\text{Efficiency} = \frac{\text{Output Power}}{\text{Input Power}} = \frac{P_{OUT}}{P_{IN}} = \frac{(V_{OUT} \times I_{OUT})}{(V_{IN} \times I_{IN})}$$

FIGURE 5. EFFICIENCY vs LOAD CURRENT (5V_{IN})FIGURE 6. EFFICIENCY vs LOAD CURRENT (12V_{IN})FIGURE 7. EFFICIENCY vs LOAD CURRENT (18V_{IN})

Typical Performance Characteristics (Continued)

Transient Response Performance $T_A = +25^\circ\text{C}$, $V_{IN} = 12\text{V}$, $V_{CC} = 12\text{V}$, $C_{IN} = 220\mu\text{F}$ x 1, $10\mu\text{F}$ / Ceramic x 2, $C_{OUT} = 330\mu\text{F}$ (ESR = $10\text{m}\Omega$), $22\mu\text{F}$ / Ceramic x 3 $I_{OUT} = 0\text{A}$ to 5A , Current slew rate = $2.5\text{A}/\mu\text{s}$




FIGURE 8. 1.2V TRANSIENT RESPONSE




FIGURE 9. 1.5V TRANSIENT RESPONSE




FIGURE 10. 1.8V TRANSIENT RESPONSE




FIGURE 11. 2.5V TRANSIENT RESPONSE




FIGURE 12. 3.3V TRANSIENT RESPONSE

Typical Performance Characteristics (Continued)

Output Ripple Performance $T_A = +25^\circ\text{C}$, $V_{\text{OUT}} = 1.5\text{V}$, $C_{\text{IN}} = 220\mu\text{F} \times 1$, $10\mu\text{F}/\text{Ceramic} \times 2$, $C_{\text{OUT}} = 47\mu\text{F}/\text{Ceramic} \times 8$.
Oscilloscope BW = 20MHz




FIGURE 13. OUTPUT VOLTAGE RIPPLE AT $V_{IN} = 5V$




FIGURE 14. OUTPUT VOLTAGE RIPPLE AT $V_{IN} = 12V$

Reference Circuitry For General Applications

1. Single Power Supply

Figure 15 shows the ISL8204M, ISL8206M application schematic for input voltage +5V or +12V. The PVCC pin can connect to the input supply directly.




FIGURE 15. TYPICAL APPLICATION SCHEMATIC

2. Separated Power Supply

Figure 16 shows the ISL8204M, ISL8206M application schematic for wide input voltages from +1V to +20V. The V_{CC} supply can source +5V/+12V or +6.5V to 14.4V.




FIGURE 16. WIDE INPUT VOLTAGE APPLICATION SCHEMATIC

Applications Information

The typical ISL8204M, ISL8206M application schematic for input voltage +5V or +12V is shown in [Figure 15](#). External component selection is primarily determined by the maximum load current and input/output voltage.

Programming the Output Voltage

The ISL8204M, ISL8206M has an internal $0.6V \pm 1.5\%$ reference voltage. Programming the output voltage requires a dividing resistor (R_{FB}). The output voltage can be calculated as shown in [Equation 1](#):

$$V_{OUT} = 0.6 \times \left(1 + \frac{9.76k}{R_{FB}}\right) \quad (EQ. 1)$$

Note: ISL8204M, ISL8206M has integrated $9.76\text{k}\Omega$ resistance into the module (dividing resistor for top side). The resistance corresponding to different output voltages is as shown in [Table 2](#):

TABLE 2. RESISTANCE TO OUTPUT VOLTAGES

V_{OUT}	0.6V	0.8V	1.05V	1.2V
R_{FB}	open	$28.7\text{k}\Omega$	$13\text{k}\Omega$	$9.76\text{k}\Omega$
V_{OUT}	1.5V	1.8V	2.5V	3.3V
R_{FB}	$6.49\text{k}\Omega$	$4.87\text{k}\Omega$	$3.09\text{k}\Omega$	$2.16\text{k}\Omega$
V_{OUT}	5V	6V		
R_{FB}	$1.33\text{k}\Omega$	$1.07\text{k}\Omega$		

Initialization (POR and OCP Sampling)

[Figure 17](#) shows a start-up waveform of ISL8204M, ISL8206M. The power-on-reset (POR) function continually monitors the bias voltage at the P_{VCC} pin. Once the rising POR threshold has exceeded 4V (V_{PORR} nominal), the POR function initiates the overcurrent protection (OCP) sample and hold operation (while $COMP/EN$ is $\sim 1\text{V}$). When the sampling is complete, V_{OUT} begins the soft-start ramp.






FIGURE 17. POR AND SOFT-START OPERATION

If the $COMP/EN$ pin is held low during power-up, the initialization will be delayed until the $COMP/EN$ is released and its voltage rises above the V_{ENDIS} trip point.

[Figures 18](#) and [19](#) show a typical power-up sequence in more detail. The initialization starts at t_0 , when either P_{VCC} rises above V_{PORR} , or the $COMP/EN$ pin is released (after POR). The $COMP/EN$ will be pulled up by an internal $20\mu\text{A}$ current source, however, the timing will not begin until the $COMP/EN$ exceeds the V_{ENDIS} trip point (at t_1). The external capacitance of the disabling device, as well as the compensation capacitors, will determine how quickly the $20\mu\text{A}$ current source will charge the $COMP/EN$ pin. With typical values, it should add a small delay compared to the soft-start times. The $COMP/EN$ will continue to ramp to $\sim 1\text{V}$.

From t_1 , there is a nominal 6.8ms delay, which allows the P_{VCC} pin to exceed 6.5V (if rising up towards 12V), so that the internal

bias regulator can turn on cleanly. At the same time, the I_{SET} pin is initialized by disabling the low-side gate driver and drawing I_{SET} (nominal $21.5\mu\text{A}$) through R_{SET} . This sets up a voltage that will represent the I_{SET} trip point. At t_2 , there is a variable time period for the OCP sample and hold operation (0.0ms to 3.4ms nominal; the longer time occurs with the higher overcurrent setting). The sample and hold operation uses a digital counter and DAC to save the voltage, so the stored value does not degrade, as long as the P_{VCC} is above V_{PORR} (see ["Overcurrent Protection \(OCP\)" on page 12](#) for more details on the equations and variables). Upon the completion of sample and hold at t_3 , the soft-start operation is initiated, and the output voltage ramps up between t_4 and t_5 .

FIGURE 18. I_{SET} AND SOFT-START OPERATIONFIGURE 19. I_{SET} AND SOFT-START OPERATION

Soft-Start and Pre-Biased Outputs

The soft-start internally ramps the reference on the non-inverting terminal of the error amp from 0V to 0.6V in a nominal 6.8ms . The output voltage will follow the ramp from zero to its final value in the same 6.8ms (the actual ramp seen on V_{OUT} will be less than the nominal time), due to some initialization timing between t_3 and t_4 .

The ramp is created digitally, so there will be 64 small discrete steps. There is no simple way to change this ramp rate externally.

After an initialization period (t_3 to t_4), the error amplifier (COMP/EN pin) is enabled and begins to regulate the converter's output voltage during soft-start. The oscillator's triangular waveform is compared to the ramping error amplifier voltage. This generates PHASE pulses of increasing width that charge the output capacitors. When the internally generated soft-start voltage exceeds the reference voltage (0.6V), the soft-start is complete and the output should be in regulation at the expected voltage. This method provides a rapid and controlled output voltage rise; there is no large in-rush current charging the output capacitors. The entire start-up sequence from POR typically takes up to 17ms; up to 10.2ms for the delay and OCP sample and 6.8ms for the soft-start ramp.

[Figure 20](#) shows the normal curve for start-up; initialization begins at t_0 , and the output ramps between t_1 and t_2 . If the output is pre-biased to a voltage less than the expected value (as shown [Figure 21](#)), neither internal MOSFET will turn on until the soft-start ramp voltage exceeds the output; V_{OUT} starts seamlessly ramping from there.




FIGURE 20. NORMAL START-UP

If the output is pre-biased to a voltage above the expected value (as shown [Figure 22](#)), neither MOSFET will turn on until the end of the soft-start, at which time it will pull the output voltage down to the final value. Any resistive load connected to the output will help pull down the voltage (at the RC rate of the R of the load and the C of the output capacitance).




FIGURE 21. PRE-BIASED START-UP




FIGURE 22. PRE-BIASED START-UP - OVERCHARGED

If V_{IN} for the synchronous buck converter is from a different supply that comes up after V_{CC} , the soft-start will go through its cycle, but with no output voltage ramp. When V_{IN} turns on, the output will follow the ramp of the V_{IN} from zero up to the final expected voltage (at close to 100% duty cycle, with COMP/EN pin $>4V$). If V_{IN} is too fast, there may be excessive in-rush current charging the output capacitors (only the beginning of the ramp, from zero to V_{OUT} matters here). If this is not acceptable, then consider changing the sequencing of the power supplies, sharing the same supply, or adding sequencing logic to the COMP/EN pin to delay the soft-start until the V_{IN} supply is ready (see ["Input Voltage Considerations" on page 13](#)).

If ISL8204M, ISL8206M is disabled after soft-start (by pulling COMP/EN pin low), and afterwards enabled (by releasing the COMP/EN pin), then the full initialization (including OCP sample) will take place. However, there is no new OCP sampling during

overcurrent retries. If the output is shorted to GND during soft-start, the OCP will handle it, as described in the next section.

Overcurrent Protection (OCP)

The overcurrent function protects the converter from a shorted output by using the low-side MOSFET ON-resistance, $r_{DS(ON)}$, to monitor the current. A resistor (R_{SET}) programs the overcurrent trip level.

This method enhances the converter's efficiency and reduces cost by eliminating a current sensing resistor. If overcurrent is detected, the output immediately shuts off. It cycles the soft-start function in a hiccup mode (2 dummy soft-start time-outs, then up to one real one) to provide fault protection. If the shorted condition is not removed, this cycle will continue indefinitely.

Following POR (and 6.8ms delay), the ISL8204M, ISL8206M initiates the overcurrent protection sample and hold operation. The low-side gate driver is disabled to allow an internal 21.5 μ A current source to develop a voltage across R_{SET} . The ISL8204M, ISL8206M samples this voltage (which is referenced to the PGND pin) at the ISET pin, and holds it in a counter and DAC combination. This sampled voltage is held internally as the overcurrent set point, for as long as power is applied, or until a new sample is taken after coming out of a shutdown.

The actual monitoring of the low-side MOSFET ON-resistance starts 200ns (nominal) after the edge of the internal PWM logic signal (that creates the rising external low-side gate signal). This is done to allow the gate transition noise and ringing on the PHASE pin to settle out before monitoring. The monitoring ends when the internal PWM edge (and thus low-side gate signal) goes low. The OCP can be detected anywhere within the above window.

If the converter is running at high duty cycles, around 75% for 600kHz operation, then the low-side gate pulse width may not be wide enough for the OCP to properly sample the $r_{DS(ON)}$. For those cases, if the low-side gate signal is too narrow (or not there at all) for 3 consecutive pulses, then the third pulse will be stretched and/or inserted to the 425ns minimum width. This allows for OCP monitoring every third pulse under this condition. This can introduce a small pulse-width error on the output voltage, which will be corrected on the next pulse; and the output ripple voltage will have an unusual 3-clock pattern, which may look like jitter.

The overcurrent function will trip at a peak inductor current (I_{PEAK}) determined by [Equation 2](#):

$$I_{PEAK} = \frac{2 \times I_{SET} \times R_{SET}}{r_{DS(ON)}} \quad (\text{EQ. 2})$$

where:

I_{SET} is the internal I_{SET} current source (21.5 μ A typical).

R_{SET} is equivalent resistance between ISET and PGND pins.

$r_{DS(ON)}$ is typically 15m Ω at ($V_{PVCC} = V_{GS} = 10V$, $I_{DS} = 15A$) and 18m Ω at ($V_{PVCC} = V_{GS} = 4.5V$, $I_{DS} = 15A$).

Note: ISL8204M, ISL8206M has integrated 4.12k Ω /2.87k Ω resistance (R_{SET-IN}). Therefore, the equivalent resistance of R_{SET} can be expressed in [Equation 3](#):

$$R_{SET} = \frac{R_{SET-EX} \times R_{SET-IN}}{R_{SET-EX} + R_{SET-IN}} \quad (\text{EQ. 3})$$

The scale factor of 2 doubles the trip point of the MOSFET voltage drop, compared to the setting on the R_{SET} resistor. The OC trip point varies in a system mainly due to the MOSFET $r_{DS(ON)}$ variations (i.e. over process, current and temperature). To avoid overcurrent tripping in the normal operating load range, find the R_{SET} resistor from [Equation 3](#), and use the following values:

1. The maximum $r_{DS(ON)}$ at the highest junction temperature
2. The minimum I_{SET} from the "Electrical Specifications" table on [page 3](#).
3. Determine I_{PEAK} for:

$$I_{PEAK} > I_{OUT(MAX)} + \frac{(\Delta I_L)}{2} \quad (\text{EQ. 4})$$

where ΔI_L is the output inductor ripple current. In a high input voltage, high output voltage application, such as 20V input to 5V output, the inductor ripple becomes excessive due to the fix internal inductor value. In such applications, the output current will be limited from the rating to approximately 70% of the module's rated current.

The relationships between the external R_{SET} values and the typical output current $I_{OUT(MAX)}$ OCP levels for ISL8206M are as follows:

TABLE 3.

R_{SET} (Ω)	OCP (A) at $V_{IN} = 12V$, $P_{VCC} = 5V$	OCP (A) at $V_{IN} = 12V$, $P_{VCC} = 12V$
OPEN	8.1	8.8
50k Ω	7.5	8.1
20k Ω	6.6	7.4
10k Ω	5.5	6.4
5k Ω	4.4	5.0

The range of allowable voltages detected ($2 \times I_{SET} \times R_{SET}$) is 0mV to 475mV. If the voltage drop across R_{SET} is set too low, the following conditions may occur: (1) Continuous OCP tripping and retry and (2) It may be overly sensitive to system noise and in-rush current spikes, so it should be avoided. The maximum usable setting is around 0.2V across R_{SET} (0.4V across the MOSFET); values above this might disable the protection. Any voltage drop across R_{SET} that is greater than 0.3V (0.6V MOSFET trip point) will disable the OCP. Note that conditions during power-up or during a retry may look different than normal operation. During power-up in a 12V system, the ISL8204M, ISL8206M starts operation just above 4V; if the supply ramp is slow, the soft-start ramp might be over well before 12V is reached. Therefore, with low-side gate drive voltages, the $r_{DS(ON)}$ of the MOSFET will be higher during power-up, effectively lowering the OCP trip. In addition, the ripple current will likely be different at a lower input voltage. Another factor is the digital nature of the soft-start ramp. On each discrete voltage step, there is in effect, a small load transient and a current spike to charge the output capacitors. The height of the current spike is not

controlled, however, it is affected by the step size of the output and the value of the output capacitors, as well as the internal error amp compensation. Therefore, it is possible to trip the overcurrent with in-rush current, in addition to the normal load and ripple considerations.

Figure 23 shows the output response during a retry of an output shorted to PGND. At time t_0 , the output has been turned off due to sensing an overcurrent condition. There are two internal soft-start delay cycles (t_1 and t_2) to allow the MOSFETs to cool down in order to keep the average power dissipation in retry at an acceptable level. At time t_2 , the output starts a normal soft-start cycle, and the output tries to ramp. If the short is still applied and the current reaches the I_{SET} trip point any time during the soft-start ramp period, the output will shut off and return to time t_0 for another delay cycle. The retry period is thus two dummy soft-start cycles plus one variable (which depends on how long it takes to trip the sensor each time). **Figure 23** shows an example where the output gets about half-way up before shutting down; therefore, the retry (or hiccup) time will be around 17ms. The minimum should be nominally 13.6ms and the maximum 20.4ms. If the short condition is finally removed, the output should ramp up normally on the next t_2 cycle.




FIGURE 23. OVERCURRENT RETRY OPERATION

Starting up into a shorted load looks the same as a retry into that same shorted load. In both cases, OCP is always enabled during soft-start; once it trips, it will go into retry (hiccup) mode. The retry cycle will always have two dummy time-outs, plus whatever fraction of the real soft-start time passes before the detection and shutdown. At that point, the logic immediately starts a new two dummy cycle time-out.

Input Voltage Considerations

Figure 16 shows a standard configuration where P_{VCC} is either 5V ($\pm 10\%$) or 12V ($\pm 20\%$). In each case, the gate drivers use the P_{VCC} voltage for low-side gate and high-side gate driver. In addition, P_{VCC} is allowed to work anywhere from 6.5V up to the 14.4V maximum. The P_{VCC} range between 5.5V and 6.5V is not allowed for long-term reliability reasons, but transitions through it to voltages above 6.5V are acceptable.

There is an internal 5V regulator for bias, which turns on between 5.5V and 6.5V. Some of the delay after POR is there to allow a

typical power supply to ramp up past 6.5V before the soft-start ramps begins. This prevents a disturbance on the output, due to the internal regulator turning on or off. If the transition is slow (not a step change), the disturbance should be minimal. Thus, while the recommendation is to not have the output enabled during the transition through this region, it may be acceptable. The user should monitor the output for their application to see if there is any problem. If P_{VCC} powers up first and V_{IN} is not present by the time the initialization is done, then the soft-start will not be able to ramp the output, and the output will later follow part of the V_{IN} ramp when it is applied. If this is not desired, then change the sequencing of the supplies, or use the COMP/EN pin to disable V_{OUT} until both supplies are ready.

Figure 24 shows a simple sequencer for this situation. If P_{VCC} powers up first, Q_1 will be off, and R_3 pulling to P_{VCC} will turn Q_2 on, keeping the ISL8204M, ISL8206M in shutdown. When V_{IN} turns on, the resistor divider R_1 and R_2 determine when Q_1 turns on, which will turn off Q_2 and release the shutdown. If V_{IN} powers up first, Q_1 will be on, turning Q_2 off; so the ISL8204M, ISL8206M will start up as soon as P_{VCC} comes up. The V_{ENDIS} trip point is 0.4V nominal, so a wide variety of N-MOSFET or NPN BJT or even some logic IC's can be used as Q_1 or Q_2 . However, Q_2 must be low leakage when off (open-drain or open-collector) so as not to interfere with the COMP output. Q_2 should also be placed near the COMP/EN pin.




FIGURE 24. SEQUENCE CIRCUIT

The V_{IN} range can be as low as $\sim 1V$ (for V_{OUT} as low as the 0.6V reference) and as high as 20V. There are some restrictions for running high V_{IN} voltage. The maximum PHASE voltage is 30V. $V_{IN} + P_{VCC} +$ any ringing or other transients on the PHASE pin must be less than 30V. If V_{IN} is 20V, it is recommended to limit P_{VCC} to 5V.

Switching Frequency

The switching frequency is a fixed 600kHz clock, which is determined by the internal oscillator. However, all of the other timing mentioned (POR delay, OCP sample, soft-start, etc.) is independent of the clock frequency (unless otherwise noted).

Selection of the Input Capacitor

The input filter capacitor should be based on how much ripple the supply can tolerate on the DC input line. The larger the capacitor, the less ripple expected but consideration should be taken for the higher surge current during power-up. The ISL8204M, ISL8206M provides the soft-start function that

controls and limits the current surge. The value of the input capacitor can be calculated by [Equation 5](#):

$$C_{IN} = \frac{I_{IN} \times \Delta t}{\Delta V} \quad (EQ. 5)$$

Where:

C_{IN} is the input capacitance (μF)

I_{IN} is the input current (A)

Δt is the turn on time of the high-side switch (μs)

ΔV is the allowable peak-to-peak voltage (V)

In addition to the bulk capacitance, some low Equivalent Series Inductance (ESL) ceramic capacitance is recommended to decouple between the drain terminal of the high-side MOSFET and the source terminal of the low-side MOSFET. This is used to reduce the voltage ringing created by the switching current across parasitic circuit elements.

Output Capacitors

The ISL8204M, ISL8206M is designed for low output voltage ripple. The output voltage ripple and transient requirements can be met with bulk output capacitors (C_{OUT}) with low enough Equivalent Series Resistance (ESR). C_{OUT} can be a low ESR tantalum capacitor, a low ESR polymer capacitor or a ceramic capacitor. The typical capacitance is $330\mu F$ and decoupled ceramic output capacitors are used. The internally optimized loop compensation provides sufficient stability margins for all ceramic capacitor applications with a recommended total value of $400\mu F$. Additional output filtering may be needed if further reduction of output ripple or dynamic transient spike is required.

Layout Guide

To achieve stable operation, low losses and good thermal performance some layout considerations are necessary.




FIGURE 26. POWER LOSS vs LOAD CURRENT (5V_{IN})

- The ground connection between pin 11 and pins 1 through 4 should be a solid ground plane under the module.
- Place a high frequency ceramic capacitor between (1) VIN and PGND (pin 11) and (2) PVCC and PGND (pins 1 through 4) as close to the module as possible to minimize high frequency noise.
- Use large copper areas for a power path (VIN, PGND, VOUT) to minimize conduction loss and thermal stress. Also, use multiple vias to connect the power planes in different layers.
- Keep the trace connection to the feedback resistor short.
- Avoid routing any sensitive signal traces near the PHASE node.




FIGURE 25. RECOMMENDED LAYOUT






FIGURE 27. DERATING CURVE (5V_{IN})

FIGURE 28. POWER LOSS vs LOAD CURRENT (12V_{IN})FIGURE 29. DERATING CURVE (12V_{IN})

Thermal Considerations

Experimental power loss curves along with θ_{JA} from thermal modeling analysis can be used to evaluate the thermal consideration for the module. The derating curves are derived from the maximum power allowed while maintaining the temperature below the maximum junction temperature of +125°C. The power loss and derating curves apply for both ISL8206M, and ISL8204M. The loss at 4A can be found by tracing the power loss curve up at the load current of 4A. In actual applications, other heat sources and design margins should be considered.

Package Description

The structure of ISL8204M, ISL8206M belongs to the Quad Flat-pack No-lead package (QFN). This kind of package has advantages, such as good thermal and electrical conductivity, low weight and small size. The QFN package is applicable for surface mounting technology and is being more readily used in the industry. The ISL8204M, ISL8206M contains several types of devices, including resistors, capacitors, inductors and control ICs. The ISL8204M, ISL8206M is a copper lead-frame based package with exposed copper thermal pads, which have good electrical and thermal conductivity. The copper lead frame and multi-component assembly is overmolded with polymer mold compound to protect these devices.

The package outline and typical PCB layout pattern design and typical stencil pattern design are shown in the package outline drawing L15.15x15 on [page 18](#). The module has a small size of 15mmx15mmx3.5mm. [Figure 30](#) shows typical reflow profile parameters. These guidelines are general design rules. Users can modify parameters according to their application.

PCB Layout Pattern Design

The bottom of ISL8204M, ISL8206M is a lead-frame footprint, which is attached to the PCB using a surface mounting process. The PCB layout pattern is shown in the Package Outline Drawing L15.15x15 on [page 18](#). The PCB layout pattern is essentially 1:1 with the QFN exposed pad and I/O termination dimensions, except for the PCB lands being a slightly extended distance of 0.2mm (0.4mm max) longer than the QFN terminations, which allows for solder filleting around the periphery of the package. This ensures a more complete and inspectable solder joint. The

thermal lands on the PCB layout should match 1:1 with the package exposed die pads.

Thermal Vias

A grid of 1.0mm to 1.2mm pitch thermal vias, which drops down and connects to buried copper plane(s), should be placed under the thermal land. The vias should be about 0.3mm to 0.33mm in diameter with the barrel plated to about 1.0 ounce copper. Although adding more vias (by decreasing via pitch) will improve the thermal performance, diminishing returns will be seen as more and more vias are added. Simply use as many vias as practical for the thermal land size and your board design rules allow.

Stencil Pattern Design

Reflowed solder joints on the perimeter I/O lands should have about a 50µm to 75µm (2mil to 3mil) standoff height. The solder paste stencil design is the first step in developing optimized, reliable solder joints. Stencil aperture size to land size ratio should typically be 1:1. The aperture width may be reduced slightly to help prevent solder bridging between adjacent I/O lands. To reduce solder paste volume on the larger thermal lands, it is recommended that an array of smaller apertures be used instead of one large aperture. It is recommended that the stencil printing area cover 50% to 80% of the PCB layout pattern. A typical solder stencil pattern is shown in the Package Outline Drawing L15.15x15 on [page 18](#). The gap width between pad to pad is 0.6mm. The user should consider the symmetry of the whole stencil pattern when designing its pads. A laser cut, stainless steel stencil with electropolished trapezoidal walls is recommended. Electropolishing "smooths" the aperture walls resulting in reduced surface friction and better paste release which reduces voids. Using a trapezoidal section aperture (TSA) also promotes paste release and forms a "brick like" paste deposit that assists in firm component placement. A 0.1mm to 0.15mm stencil thickness is recommended for this large pitch (1.3mm) QFN.

Reflow Parameters

Due to the low mount height of the QFN, "No Clean" Type 3 solder paste per ANSI/J-STD-005 is recommended. Nitrogen purge is also recommended during reflow. A system board reflow profile depends on the thermal mass of the entire populated board, so it is not practical to define a specific soldering profile just for the QFN. The profile given in [Figure 30](#) is provided as a guideline, to be customized for varying manufacturing practices and applications.




FIGURE 30. TYPICAL REFLOW PROFILE

Revision History

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to web to make sure you have the latest Rev.

DATE	REVISION	CHANGE
October 28, 2014	FN6999.4	Updated Storage Temperature Range, TSTG page 5 from “-40°C to +155°C” to “-55°C to +155°C”. Replaced Note 2 with the following: “These Intersil plastic packaged products are RoHS compliant by EU exemption 7C-I and employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3) termination finish which is compatible with both SnPb and Pb-free soldering operations. Intersil RoHS compliant products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.” Updated Products verbiage to About Intersil verbiage on page 17.
June 19, 2012	FN6999.3	On page 9: Changed conditions for Output Ripple Performance waveforms on from: $T_A = +25C$, $V_{IN} = 12V$, $P_{VCC} = 12V$, $C_{IN} = 220\mu F \times 1$, $10\mu F/Ceramic \times 2$, $C_{OUT} = 330\mu F$ (ESR = $10m\Omega$), $22\mu F/Ceramic \times 3$ $I_{OUT} = 0, 4, 6A$ To: $T_A = +25C$, $V_{OUT} = 1.5V$, $C_{IN} = 220\mu F \times 1$, $10\mu F/Ceramic \times 2$, $C_{OUT} = 47\mu F/Ceramic \times 8$ Removed 2.5V OUTPUT RIPPLE and 3.3V OUTPUT RIPPLE waveforms Replaced Figures 13 and 14. Changed Figure 13 caption from “1.2V OUTPUT RIPPLE” to “OUTPUT VOLTAGE RIPPLE AT $VIN = 5V$ ”. Changed Figure 14 caption from “1.5V OUTPUT RIPPLE” to “OUTPUT VOLTAGE RIPPLE AT $VIN = 12V$ ”

© Copyright Intersil Americas LLC 2009-2014. All Rights Reserved.

All trademarks and registered trademarks are the property of their respective owners.

For additional products, see www.intersil.com/en/products.html

Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted in the quality certifications found at www.intersil.com/en/support/qualandreliability.html

Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

Revision History

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted.
Please go to web to make sure you have the latest Rev. (Continued)

DATE	REVISION	CHANGE
October 13, 2010	FN6999.2	<p>Updated the Simplified Block Diagram Figure 3 on page 2. Difference is on the ground connection near RSET-IN. Page 17 under Reflow Parameters corrected number from "ANSI/J-STD-00" to "ANSI/J-STD-005".</p> <p>Changed Note 2 in ordering information from "These products do contain Pb but they are RoHS compliant by EU exemption 5 (Pb in glass of cathode ray tubes, electronic components and fluorescent tubes". To "These Intersil plastic packaged products employ special material sets, molding compounds and 100% matte tin plate plus anneal (e3) termination finish. These products do contain Pb but they are RoHS compliant by EU exemption 5 (Pb in glass of cathode ray tubes, electronic components and fluorescent tubes). These Intersil RoHS compliant products are compatible with both SnPb and Pb-free soldering operations. These Intersil RoHS compliant products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.</p> <p>On page 1: Replaced Note 2 with the following: "These products do contain Pb but they are RoHS compliant by EU exemption 5 (Pb in glass of cathode ray tubes, electronic components and fluorescent tubes)."</p> <p>On page 4: -Added Theta JC bottom : 2.0 C/W -Changed Note 5: Theta-JA is measured in free air with the component mounted on a high effective thermal conductivity test board (i.e. 4-layer type without thermal vias – see tech brief TB379) per JEDEC standards except that the top and bottom layers assume solid planes. -Added note: For Theta-JC bottom, the "case temp" location is the center of the package underside. Updated Package Outline Drawing page 18: Corrected pad width dimension in land pattern on page 19 from 3.10 to 3.00 (7th line down from top in column on left handside) -Changes to Figure 30 as follows: From: "SLOW RAMP AND SOAK ..." To: "SLOW RAMP (3C/sec max) AND SOAK ... " From: "PEAK TEMPERATURE =230 – 245C; KEEP ABOUT 30s ABOVE 220 " To: "PEAK TEMPERATURE = 230-245C ; typically 60s-70s ABOVE 220. Keep less than 30s within 5 degrees of peak temp -Changed the graphic to look more like 65 sec above 220 and 25 sec within 5 C of peak. -Updated POD to most recent version -Added dimension 15.8+-0.2 to bottom and right side of TOP VIEW. changed 0.4+-0.2 to (33x0.4) Added Eval boards to ordering information</p>
February 25, 2010	FN6999.1	Updated title. Replaced Figures 3 and 7.
December 21, 2009	FN6999.0	Initial Release.

About Intersil

Intersil Corporation is a leading provider of innovative power management and precision analog solutions. The company's products address some of the largest markets within the industrial and infrastructure, mobile computing and high-end consumer markets.

For the most updated datasheet, application notes, related documentation and related parts, please see the respective product information page found at www.intersil.com.

You may report errors or suggestions for improving this datasheet by visiting www.intersil.com/ask.




Reliability reports are also available from our website at www.intersil.com/support

Package Outline Drawing

L15.15x15

15 LEAD QUAD FLAT NO-LEAD PLASTIC PACKAGE (PUNCH QFN)

Rev 3, 8/10



NOTES:

1. Dimensions are in millimeters.
2. Unless otherwise specified, tolerance : Decimal ± 0.05 ; Body Tolerance $\pm 0.1\text{mm}$
3. The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 identifier may be either a mold or mark feature.

