ALPHA & OMEGA SEMICONDUCTOR

AOT284L/AOB284L

80V N-Channel MOSFET

General Description

The AOT284L & AOB284L uses trench MOSFET technology that is uniquely optimized to provide the most efficient high frequency switching performance. Both conduction and switching power losses are minimized due to an extremely low combination of $R_{DS(ON)}$, Ciss and Coss. This device is ideal for boost converters and synchronous rectifiers for consumer, telecom, industrial power supplies and LED backlighting.

Product Summary

V_{DS}	80V
I_D (at V_{GS}=10V)	105A
$R_{DS(ON)}$ (at V_{GS}=10V)	< 4.5mΩ (< 4.3mΩ*)
$R_{DS(ON)}$ (at V_{GS}=6V)	< 5.7mΩ (< 5.5mΩ*)

100% UIS Tested
100% R_g Tested

Green Product

TO220

Top View



Bottom View



TO-263
D²PAK

Top View



Bottom View





Absolute Maximum Ratings T_A=25°C unless otherwise noted

Parameter		Symbol	Maximum	Units
Drain-Source Voltage		V_{DS}	80	V
Gate-Source Voltage		V_{GS}	±20	V
Continuous Drain Current [G]	T_C=25°C	I_D	105	A
	T_C=100°C		82	
Pulsed Drain Current [C]		I_{DM}	400	
Continuous Drain Current	T_A=25°C	I_{DSM}	16	A
	T_A=70°C		12.5	
Avalanche Current [C]		I_{AS}	65	A
Avalanche energy L=0.1mH [C]		E_{AS}	211	mJ
Power Dissipation [B]	T_C=25°C	P_D	250	W
	T_C=100°C		125	
Power Dissipation [A]	T_A=25°C	P_{DSM}	2.1	W
	T_A=70°C		1.3	
Junction and Storage Temperature Range		T_J, T_{STG}	-55 to 175	°C

Thermal Characteristics

Parameter		Symbol	Typ	Max	Units
Maximum Junction-to-Ambient [A]	t ≤ 10s	$R_{\theta JA}$	12	15	°C/W
Maximum Junction-to-Ambient [A D]	Steady-State		48	60	°C/W
Maximum Junction-to-Case	Steady-State	$R_{\theta JC}$	0.45	0.6	°C/W

* Surface mount package TO263

Electrical Characteristics (T_J=25°C unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ	Max	Units
STATIC PARAMETERS							
BV_{DSS}	Drain-Source Breakdown Voltage	I_D=250µA, V_{GS}=0V		80			V
I_{DSS}	Zero Gate Voltage Drain Current	V_{DS}=80V, V_{GS}=0V				1	µA
			T_J=55°C			5	
I_{GSS}	Gate-Body leakage current	V_{DS}=0V, V_{GS}=±20V				±100	nA
$V_{GS(th)}$	Gate Threshold Voltage	V_{DS}=V_{GS} I_D=250µA		2.3	2.8	3.3	V
$I_{D(ON)}$	On state drain current	V_{GS}=10V, V_{DS}=5V		400			A
$R_{DS(ON)}$	Static Drain-Source On-Resistance	V_{GS}=10V, I_D=20A			3.6	4.5	mΩ
		TO220	T_J=125°C		5.8	7.2	
		V_{GS}=6V, I_D=20A TO220			4.4	5.7	
		V_{GS}=10V, I_D=20A TO263			3.4	4.3	
		V_{GS}=6V, I_D=20A TO263			4.2	5.5	
g_{FS}	Forward Transconductance	V_{DS}=5V, I_D=20A			80		S
V_{SD}	Diode Forward Voltage	I_S=1A,V_{GS}=0V			0.69	1	V
I_S	Maximum Body-Diode Continuous Current [G]					105	A
DYNAMIC PARAMETERS							
C_{iss}	Input Capacitance	V_{GS}=0V, V_{DS}=40V, f=1MHz			5154		pF
C_{oss}	Output Capacitance				673		pF
C_{rss}	Reverse Transfer Capacitance				48		pF
R_g	Gate resistance	V_{GS}=0V, V_{DS}=0V, f=1MHz		0.4	0.8	1.2	Ω
SWITCHING PARAMETERS							
Q_g(10V)	Total Gate Charge	V_{GS}=10V, V_{DS}=40V, I_D=20A			71	100	nC
Q_{gs}	Gate Source Charge				18.5		nC
Q_{gd}	Gate Drain Charge				11.5		nC
$t_{D(on)}$	Turn-On DelayTime	V_{GS}=10V, V_{DS}=40V, R_L=2Ω, R_{GEN}=3Ω			18		ns
t_r	Turn-On Rise Time				11		ns
$t_{D(off)}$	Turn-Off DelayTime				38		ns
t_f	Turn-Off Fall Time				9		ns
t_{rr}	Body Diode Reverse Recovery Time	I_F=20A, dI/dt=500A/µs			38		ns
Q_{rr}	Body Diode Reverse Recovery Charge	I_F=20A, dI/dt=500A/µs			230		nC

A. The value of $R_{\theta JA}$ is measured with the device mounted on 1in² FR-4 board with 2oz. Copper, in a still air environment with T_A =25° C. The Power dissipation P_{DSM} is based on $R_{\theta JA}$ and the maximum allowed junction temperature of 150° C. The value in any given application depends on the user's specific board design, and the maximum temperature of 175° C may be used if the PCB allows it.

B. The power dissipation P_D is based on $T_{J(MAX)}$=175° C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Repetitive rating, pulse width limited by junction temperature $T_{J(MAX)}$=175° C. Ratings are based on low frequency and duty cycles to keep initial T_J =25° C.

D. The $R_{\theta JA}$ is the sum of the thermal impedence from junction to case $R_{\theta JC}$ and case to ambient.

E. The static characteristics in Figures 1 to 6 are obtained using <300µs pulses, duty cycle 0.5% max.

F. These curves are based on the junction-to-case thermal impedence which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of $T_{J(MAX)}$=175° C. The SOA curve provides a single pulse rating.

G. The maximum current rating is package limited.

H. These tests are performed with the device mounted on 1 in² FR-4 board with 2oz. Copper, in a still air environment with T_A=25° C.

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS



Fig 1: On-Region Characteristics (Note E)



Figure 2: Transfer Characteristics (Note E)



Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)



Figure 4: On-Resistance vs. Junction Temperature (Note E)



Figure 5: On-Resistance vs. Gate-Source Voltage (Note E)



Figure 6: Body-Diode Characteristics (Note E)

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS



Figure 7: Gate-Charge Characteristics



Figure 8: Capacitance Characteristics



Figure 9: Maximum Forward Biased Safe Operating Area (Note F)



Figure 10: Single Pulse Power Rating Junction-to-Case (Note F)



Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS



Figure 12: Single Pulse Avalanche capability (Note C)



Figure 13: Power De-rating (Note F)



Figure 14: Current De-rating (Note F)



Figure 15: Single Pulse Power Rating Junction-to-Ambient (Note H)



Figure 16: Normalized Maximum Transient Thermal Impedance (Note H)

Gate Charge Test Circuit & Waveform



Resistive Switching Test Circuit & Waveforms



Unclamped Inductive Switching (UIS) Test Circuit & Waveforms



Diode Recovery Test Circuit & Waveforms