

## 54F/74F403A

### First-In First-Out (FIFO) Buffer Memory

#### General Description

The 'F403A is an expandable fall-through type high-speed First-In First-Out (FIFO) Buffer Memory optimized for high-speed disk or tape controllers and communication buffer applications. It is organized as 16-words by 4-bits and may be expanded to any number of words or any number of bits in multiples of four. Data may be entered or extracted asynchronously in serial or parallel, allowing economical implementation of buffer memories.

The 'F403A has TRI-STATE® outputs which provide added versatility and is fully compatible with all TTL families.


#### Features

- Serial or parallel input
- Serial or parallel output
- Expandable without external logic
- TRI-STATE outputs
- Fully compatible with all TTL families
- Slim 24-pin package
- 9403A replacement
- Guaranteed 4000V minimum ESD protection

**Ordering Code:** See Section 5


#### Connection Diagrams

**Pin Assignment  
for DIP and SOIC**




TL/F/9536-2

**Pin Assignment  
for PCC**



TL/F/9536-3

## Logic Symbol




TL/F/9536-1

## Unit Loading/Fan Out: See Section 2 for U.L. definitions

Pin Names	Description	54F/74F	
		U.L. HIGH/LOW	Input $I_{IH}/I_{IL}$ Output $I_{OH}/I_{OL}$
$D_0-D_3$	Parallel Data Inputs	1.0/0.667	20 $\mu$ A/400 $\mu$ A
$D_5$	Serial Data Input	1.0/0.667	20 $\mu$ A/400 $\mu$ A
PL	Parallel Load Input	1.0/0.667	20 $\mu$ A/400 $\mu$ A
$\overline{CPSI}$	Serial Input Clock	1.0/0.667	20 $\mu$ A/400 $\mu$ A
$\overline{IES}$	Serial Input Enable	1.0/0.667	20 $\mu$ A/400 $\mu$ A
TTS	Transfer to Stack Input	1.0/0.667	20 $\mu$ A/400 $\mu$ A
$\overline{OES}$	Serial Output Enable	1.0/0.667	20 $\mu$ A/400 $\mu$ A
TOS	Transfer Out Serial	1.0/0.667	20 $\mu$ A/400 $\mu$ A
TOP	Transfer Out Parallel	1.0/0.667	20 $\mu$ A/400 $\mu$ A
MR	Master Reset	1.0/0.667	20 $\mu$ A/400 $\mu$ A
OE	Output Enable	1.0/0.667	20 $\mu$ A/400 $\mu$ A
$\overline{CPSO}$	Serial Output Clock	1.0/0.667	20 $\mu$ A/400 $\mu$ A
$Q_0-Q_3$	Parallel Data Outputs	285/26.7	5.7 mA/16 mA
$Q_5$	Serial Data Output	285/26.7	5.7 mA/16 mA
IRF	Input Register Full	20/13.3	-400 $\mu$ A/8 mA
ORE	Output Register Empty	20/13.3	-400 $\mu$ A/8 mA

## Block Diagram



TL/F/9536-4

## Functional Description

As shown in the block diagram the 'F403A consists of three sections:

1. An Input Register with parallel and serial data inputs as well as control inputs and outputs for input handshaking and expansion.
2. A 4-bit wide, 14-word deep fall-through stack with self-contained control logic.
3. An Output Register with parallel and serial data outputs as well as control inputs and outputs for output handshaking and expansion.

Since these three sections operate asynchronously and almost independently, they will be described separately below.

### INPUT REGISTER (DATA ENTRY)

The Input Register can receive data in either bit-serial or in 4-bit parallel form. It stores this data until it is sent to the fall-through stack and generates the necessary status and control signals.

Figure 1 is a conceptual logic diagram of the input section. As described later, this 5-bit register is initialized by setting

the F<sub>3</sub> flip-flop and resetting the other flip-flops. The  $\bar{Q}$  output of the last flip-flop (FC) is brought out as the 'Input Register Full' output ( $\bar{IRF}$ ). After initialization this output is HIGH.

**Parallel Entry**—A HIGH on the PL input loads the D<sub>0</sub>–D<sub>3</sub> inputs into the F<sub>0</sub>–F<sub>3</sub> flip-flops and sets the FC flip-flop. This forces the  $\bar{IRF}$  output LOW indicating that the input register is full. During parallel entry, the  $\overline{CPSi}$  input must be LOW. If parallel expansion is not being implemented,  $\overline{IES}$  must be LOW to establish row mastership (see Expansion section).

**Serial Entry**—Data on the D<sub>S</sub> input is serially entered into the F<sub>3</sub>, F<sub>2</sub>, F<sub>1</sub>, F<sub>0</sub>, FC shift register on each HIGH-to-LOW transition of the  $\overline{CPSi}$  clock input, provided  $\overline{IES}$  and PL are LOW.

After the fourth clock transition, the four data bits are located in the four flip-flops, F<sub>0</sub>–F<sub>3</sub>. The FC flip-flop is set, forcing the  $\bar{IRF}$  output LOW and internally inhibiting  $\overline{CPSi}$  clock pulses from affecting the register, Figure 2 illustrates the final positions in a 'F403A resulting from a 64-bit serial bit train. B<sub>0</sub> is the first bit, B<sub>63</sub> the last bit.

## Functional Description (Continued)





FIGURE 1. Conceptual Input Section

TL/F/9536-5



TL/F/9536-6

FIGURE 2. Final Positions in a 'F403A Resulting from a 64-Bit Serial Train

**Transfer to the Stack**—The outputs of Flip-Flops  $F_0$ – $F_3$  feed the stack. A LOW level on the  $\overline{TTS}$  input initiates a 'fall-

through' action. If the top location of the stack is empty, data is loaded into the stack and the input register is re-initialized. Note that this initialization is postponed until PL is LOW again. Thus, automatic FIFO action is achieved by connecting the IRF output to the  $\overline{TTS}$  input.

An RS Flip-Flop (the Request Initialization Flip-Flop shown in Figure 10) in the control section records the fact that data has been transferred to the stack. This prevents multiple entry of the same word into the stack despite the fact the IRF and  $\overline{TTS}$  may still be LOW. The Request Initialization Flip-Flop is not cleared until PL goes LOW. Once in the stack, data falls through the stack automatically, pausing only when it is necessary to wait for an empty next location. In the 'F403A as in most modern FIFO designs, the  $\overline{MR}$  input only initializes the stack control section and does not clear the data.

### OUTPUT REGISTER (DATA EXTRACTION)

The Output Register receives 4-bit data words from the bottom stack location, stores it and outputs data on a TRI-STATE 4-bit parallel data bus or on a TRI-STATE serial data bus. The output section generates and receives the necessary status and control signals. Figure 3 is a conceptual logic diagram of the output section.



## Functional Description (Continued)

### EXPANSION

**Vertical Expansion**—The 'F403A may be vertically expanded to store more words without external parts. The interconnection is necessary to form a 46-word by 4-bit FIFO are shown in *Figure 4*. Using the same technique, and FIFO

of  $(15n + 1)$ -words by 4-bits can be constructed, where  $n$  is the number of devices. Note that expansion does not sacrifice any of the 'F403A's flexibility for serial/parallel input and output.




FIGURE 4. A Vertical Expansion Scheme

TL/F/9536-8

## Functional Description (Continued)

**Horizontal and Vertical Expansion**—The 'F403A can be expanded in both the horizontal and vertical directions without any external parts and without sacrificing any of its FIFO's flexibility for serial/parallel input and output. The interconnections necessary to form a 31-word by 16-bit FIFO are shown in Figure 6. Using the same technique, any FIFO of  $(15m + 1)$ -words by  $(4n)$ -bits can be constructed, where  $m$  is the number of devices in a column and  $n$  is the number of devices in a row. Figures 7 and 8 show the timing diagrams for serial data entry and extraction for the 31-word by 16-bit FIFO shown in Figure 6. The final position of data after serial insertion of 496 bits into the FIFO array of Figure 6 is shown in Figure 9.

**Interlocking Circuitry**—Most conventional FIFO designs provide status signals analogous to  $\overline{\text{IRF}}$  and  $\overline{\text{ORE}}$ . However, when these devices are operated in arrays, variations in unit to unit operating speed require external gating to assure all devices have completed an operation. The 'F403A incorporates simple but effective 'master/slave' interlocking circuitry to eliminate the need for external gating.

In the 'F403A array of Figure 6 devices 1 and 5 are defined as 'row masters' and the other devices are slaves to the master in their row. No slave in a given row will initialize its Input Register until it has received LOW on its  $\overline{\text{IES}}$  input from a row master or a slave of higher priority.

In a similar fashion, the  $\overline{\text{ORE}}$  outputs of slaves will not go HIGH until their  $\overline{\text{OES}}$  inputs have gone HIGH. This interlock-

ing scheme ensures that new input data may be accepted by the array when the  $\overline{\text{IRF}}$  output of the final slave in that row goes HIGH and that output data for the array may be extracted when the  $\overline{\text{ORE}}$  of the final slave in the output row goes HIGH.

The row master is established by connecting its  $\overline{\text{IES}}$  input to ground while a slave receives its  $\overline{\text{IES}}$  input from the  $\overline{\text{IRF}}$  output of the next higher priority device. When an array of 'F403A FIFOs is initialized with a LOW on the  $\overline{\text{MR}}$  inputs of all devices, the  $\overline{\text{IRF}}$  outputs of all devices will be HIGH. Thus, only the row master receives a LOW on the  $\overline{\text{IES}}$  input during initialization. Figure 10 is a conceptual logic diagram of the internal circuitry which determines master/slave operation. Whenever  $\overline{\text{MR}}$  and  $\overline{\text{IES}}$  are LOW, the Master Latch is set. Whenever  $\overline{\text{TTS}}$  goes LOW the Request Initialization Flip-Flop will be set. If the Master Latch is HIGH, the Input Register will be immediately initialized and the Request Initialization Flip-Flop reset. If the Master Latch is reset, the Input Register is not initialized until  $\overline{\text{IES}}$  goes LOW. In array operation, activating the  $\overline{\text{TTS}}$  initiates a ripple input register initialization from the row master to the last slave.

A similar operation takes place for the output register. Either a  $\overline{\text{TOS}}$  or  $\overline{\text{TOP}}$  input initiates a load-from-stack operation and sets the  $\overline{\text{ORE}}$  Request Flip-Flop. If the Master Latch is set, the last Output Register Flip-Flop is set and  $\overline{\text{ORE}}$  goes HIGH. If the Master Latch is reset, the  $\overline{\text{ORE}}$  output will be LOW until an  $\overline{\text{OES}}$  input is received.





FIGURE 5. A Horizontal Expansion Scheme

TL/F/9536-9

## Functional Description (Continued)



TL/F/9536-10

FIGURE 6. A 31 x 16 FIFO Array



# Functional Description (Continued)




FIGURE 7. Serial Data Entry for Array of Figure 6

TL/F/9536-11





FIGURE 8. Serial Data Extraction for Array of Figure 6


TL/F/9536-12

# Functional Description (Continued)



TL/F/9536-13

FIGURE 9. Final Position of a 496-Bit Serial Input



TL/F/9536-14

FIGURE 10. Conceptual Diagram, Interlocking Circuitry

**Absolute Maximum Ratings** (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Storage Temperature	−65°C to +150°C
Ambient Temperature under Bias	−55°C to +125°C
Junction Temperature under Bias	−55°C to +175°C
V <sub>CC</sub> Pin Potential to Ground Pin	−0.5V to +7.0V
Input Voltage (Note 2)	−0.5V to +7.0V
Input Current (Note 2)	−30 mA to +5.0 mA
Voltage Applied to Output in HIGH State (with V <sub>CC</sub> = 0V)	
Standard Output	−0.5V to V <sub>CC</sub>
TRI-STATE Output	−0.5V to +5.5V

Current Applied to Output in LOW State (Max) twice the rated I<sub>OL</sub> (mA)

ESD Last Passing Voltage (Min) 4000V

**Note 1:** Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

**Note 2:** Either voltage limit or current limit is sufficient to protect inputs.

**Recommended Operating Conditions**

Free Air Ambient Temperature

Military	−55°C to +125°C
Commercial	0°C to +70°C

Supply Voltage

Military	+4.5V to +5.5V
Commercial	+4.5V to +5.5V

**DC Electrical Characteristics**

Symbol	Parameter	54F/74F			Units	V <sub>CC</sub>	Conditions
		Min	Typ	Max			
V <sub>IH</sub>	Input HIGH Voltage	2.0			V		Recognized as a HIGH Signal
V <sub>IL</sub>	Input LOW Voltage			0.8	V		Recognized as a LOW Signal
V <sub>CD</sub>	Input Clamp Diode Voltage			−1.5	V	Min	I <sub>IN</sub> = −18 mA
V <sub>OH</sub>	Output HIGH Voltage	54F 10% V <sub>CC</sub> 54F 10% V <sub>CC</sub> 74F 10% V <sub>CC</sub> 74F 10% V <sub>CC</sub> 74F 5% V <sub>CC</sub> 74F 5% V <sub>CC</sub>	2.4 2.4 2.5 2.5 2.7 2.7		V	Min	I <sub>OH</sub> = −400 μA (IRF, ŌRE) I <sub>OH</sub> = −2.0 mA (Q <sub>n</sub> , Q <sub>s</sub> ) I <sub>OH</sub> = −400 μA (IRF, ŌRE) I <sub>OH</sub> = −5.7 mA (Q <sub>n</sub> , Q <sub>s</sub> ) I <sub>OH</sub> = −400 μA (IRF, ŌRE) I <sub>OH</sub> = −5.7 mA (Q <sub>n</sub> , Q <sub>s</sub> )
V <sub>OL</sub>	Output LOW Voltage	54F 10% V <sub>CC</sub> 54F 10% V <sub>CC</sub> 74F 10% V <sub>CC</sub> 74F 10% V <sub>CC</sub>		0.4 0.4 0.5 0.5	V	Min	I <sub>OL</sub> = 4 mA (IRF, ŌRE) I <sub>OL</sub> = 8 mA (Q <sub>n</sub> , Q <sub>s</sub> ) I <sub>OL</sub> = 8 mA (IRF, ŌRE) I <sub>OL</sub> = 16 mA (Q <sub>n</sub> , Q <sub>s</sub> )
I <sub>IH</sub>	Input HIGH Current		20		μA	Max	V <sub>IN</sub> = 2.7V
I <sub>BVI</sub>	Input HIGH Current Breakdown Test		100		μA	Max	V <sub>IN</sub> = 7.0V
I <sub>IL</sub>	Input LOW Current		−0.4		mA	Max	V <sub>IN</sub> = 0.5V
I <sub>OZH</sub>	Output Leakage Current		50		μA	Max	V <sub>OUT</sub> = 2.7V
I <sub>OZL</sub>	Output Leakage Current		−50		μA	Max	V <sub>OUT</sub> = 0.5V
I <sub>OS</sub>	Output Short-Circuit Current	−20	−130		mA	Max	V <sub>OUT</sub> = 0V
I <sub>CEX</sub>	Output HIGH Leakage Current		250		μA	Max	V <sub>OUT</sub> = V <sub>CC</sub>
I <sub>OCL</sub>	Power Supply Current		170		mA	Max	V <sub>O</sub> = LOW

## AC Electrical Characteristics

Symbol	Parameter	74F		54F		74F		Units	Fig. No.
		$T_A = +25^{\circ}\text{C}$ $V_{CC} = +5.0\text{V}$ $C_L = 50\text{ pF}$		$T_A, V_{CC} = \text{Mil}$ $C_L = 50\text{ pF}$		$T_A, V_{CC} = \text{Com}$ $C_L = 50\text{ pF}$			
		Min	Max	Min	Max	Min	Max		
$t_{\text{PHL}}$	Propagation Delay, Negative-Going $\overline{\text{CPSI}}$ to $\overline{\text{IRF}}$ Output	7.5	14.0			7.0	15.0	ns	403-a, b
$t_{\text{PLH}}$	Propagation Delay, Negative-Going $\overline{\text{TTS}}$ to $\overline{\text{IRF}}$	11.0	20.5			10.0	22.5		
$t_{\text{PLH}}$ $t_{\text{PHL}}$	Propagation Delay, Negative-Going $\overline{\text{CPSO}}$ to $Q_S$ Output	8.5 8.0	17.0 14.5			7.5 7.0	18.5 15.5	ns	403-c, d
$t_{\text{PLH}}$ $t_{\text{PHL}}$	Propagation Delay, Positive-Going TOP to Outputs $Q_0-Q_3$	10.0 8.5	18.0 15.5			9.0 8.0	20.0 16.5	ns	403-e
$t_{\text{PHL}}$	Propagation Delay, Negative-Going $\overline{\text{CPSO}}$ to $\overline{\text{ORE}}$	9.5	17.5			9.0	19.0	ns	403-c, d
$t_{\text{PHL}}$	Propagation Delay, Negative-Going TOP to $\overline{\text{ORE}}$	8.0	15.0			7.5	16.5	ns	403-e
$t_{\text{PLH}}$	Propagation Delay, Positive-Going TOP to $\overline{\text{ORE}}$	12.5	22.0			11.5	25.0		
$t_{\text{PLH}}$	Propagation Delay, Negative-Going TOS to Positive Going $\overline{\text{ORE}}$	12.5	22.0			11.0	25.0	ns	403-c, d
$t_{\text{PHL}}$	Propagation Delay, Positive-Going PL to Negative-Going $\overline{\text{IRF}}$	7.0	13.0			6.5	14.0	ns	403-g, h
$t_{\text{PLH}}$	Propagation Delay, Negative-Going PL to Positive-Going $\overline{\text{IRF}}$	9.5	17.0			8.5	19.5		


## AC Electrical Characteristics (Continued)

Symbol	Parameter	74F		54F		74F		Units	Fig. No.
		$T_A = +25^{\circ}\text{C}$ $V_{CC} = +5.0\text{V}$ $C_L = 50\text{ pF}$		$T_A, V_{CC} = \text{Mil}$ $C_L = 50\text{ pF}$		$T_A, V_{CC} = \text{Com}$ $C_L = 50\text{ pF}$			
		Min	Max	Min	Max	Min	Max		
t <sub>PLH</sub>	Propagation Delay, Positive-Going $\overline{\text{OES}}$ to $\overline{\text{ORE}}$	10.0	18.0			9.0	20.5	ns	
t <sub>PLH</sub>	Propagation Delay, Positive-Going $\overline{\text{IES}}$ to Positive-Going $\overline{\text{IRF}}$	8.5	15.5			7.5	17.5	ns	403-h
t <sub>PLH</sub>	Propagation Delay, $\overline{\text{MR}}$ to $\overline{\text{IRF}}$	8.0	15.0			7.5	17.0	ns	
t <sub>PHL</sub>	Propagation Delay, $\overline{\text{MR}}$ to $\overline{\text{ORE}}$	9.0	16.0			8.0	17.5	ns	
t <sub>PZH</sub> t <sub>PZL</sub>	Propagation Delay, $\overline{\text{OE}}$ to $Q_0, Q_1, Q_2, Q_3$	2.5 2.5	6.5 7.5			2.0 2.0	8.0 8.5	ns	
t <sub>PHZ</sub> t <sub>PLZ</sub>	Propagation Delay, $\overline{\text{OE}}$ to $Q_0, Q_1, Q_2, Q_3$	2.5 2.5	6.5 7.5			2.0 2.0	8.0 8.0		
t <sub>PZH</sub> t <sub>PZL</sub>	Propagation Delay, Negative-Going $\overline{\text{OES}}$ to $Q_S$	5.5 5.5	12.0 14.0			5.0 5.0	15.0 15.0	ns	
t <sub>PHZ</sub> t <sub>PLZ</sub>	Propagation Delay, Negative-Going $\overline{\text{OES}}$ to $Q_S$	5.5 5.5	12.0 14.5			5.0 5.0	14.0 16.0		
t <sub>PZH</sub> t <sub>PZL</sub>	Turn On Time $\overline{\text{TOS}}$ to $Q_S$	8.5 8.5	21.0 20.0			8.0 8.0	24.0 21.0	ns	
t <sub>DFT</sub>	Fall Through Time	45.0	80.0			35.0	95.0	ns	403-f
t <sub>AP</sub>	Parallel Appearance Time, $\overline{\text{ORE}}$ to $Q_0\text{--}Q_3$	−10.0	−1.0			−10.0	−1.0	ns	
t <sub>AS</sub>	Serial Appearance Time, $\overline{\text{ORE}}$ to $Q_S$	−10.0	2.0			−10.0	2.0		

## AC Operating Requirements


Symbol	Parameter	74F		54F		74F		Units	Fig. No.
		$T_A = +25^{\circ}\text{C}$ $V_{CC} = +5.0\text{V}$		$T_A, V_{CC} = \text{Mil}$		$T_A, V_{CC} = \text{Com}$			
		Min	Max	Min	Max	Min	Max		
$t_s(\text{H})$ $t_s(\text{L})$	Set-up Time HIGH or LOW $D_s$ to Negative $\overline{\text{CPSI}}$	1.0 1.0				1.0 1.0		ns	403-a, b
$t_h(\text{H})$ $t_h(\text{L})$	Hold Time, HIGH or LOW $D_s$ to $\overline{\text{CPSI}}$	3.5 3.5				3.5 3.5			
$t_s(\text{L})$	Set-up Time, LOW $\overline{\text{TTS}}$ to $\overline{\text{IRF}}$ Serial or Parallel Mode	0				0		ns	403-a, b, g, h
$t_s(\text{L})$	Set-up Time, LOW Negative-Going $\overline{\text{ORE}}$ to Negative-Going $\overline{\text{TOS}}$	0				0		ns	403-c, d
$t_s(\text{L})$	Set-up Time, LOW Negative-Going $\overline{\text{TES}}$ to $\overline{\text{CPSI}}$	3.0				4.0		ns	403-b
$t_s(\text{L})$	Set-up Time, LOW Negative-Going $\overline{\text{TTS}}$ to $\overline{\text{CPSI}}$	14.0				15.5		ns	403-b
$t_s(\text{H})$ $t_s(\text{L})$	Set-up Time, HIGH or LOW Parallel Inputs to PL	0 0				0 0		ns	
$t_h(\text{H})$ $t_h(\text{L})$	Hold Time, HIGH or LOW Parallel Inputs to PL	2.0 2.0				2.5 2.5			
$t_w(\text{H})$ $t_w(\text{L})$	$\overline{\text{CPSI}}$ Pulse Width HIGH or LOW	5.0 3.0				6.0 5.0		ns	403-a, b
$t_w(\text{H})$	PL Pulse Width, HIGH	4.0				5.0		ns	403-g, h
$t_w(\text{L})$	$\overline{\text{TTS}}$ Pulse Width, LOW Serial or Parallel Mode	3.5				4.0		ns	403-a, b, c, d
$t_w(\text{L})$	$\overline{\text{MR}}$ Pulse Width, LOW	3.5				4.0		ns	403-f
$t_w(\text{H})$ $t_w(\text{L})$	TOP Pulse Width HIGH or LOW	4.5 3.5				5.5 4.0		ns	403-e
$t_w(\text{H})$ $t_w(\text{L})$	$\overline{\text{CPSO}}$ Pulse Width HIGH or LOW	4.5 3.0				5.5 4.0		ns	403-c, d
$t_{\text{rec}}$	Recovery Time MR to Any Input	5.0				5.5		ns	403-f

# Timing Waveforms




TL/F/9536-15

Conditions: stack not full, IES, PL LOW

**FIGURE 403-a. Serial Input, Unexpanded or Master Operation**


TL/F/9536-16

Conditions: stack not full, IES HIGH when initiated, PL LOW


**FIGURE 403-b. Serial Input, Expanded Slave Operation**


TL/F/9536-17

Conditions: data in stack, TOP HIGH, IES LOW when initiated, ORES LOW

**FIGURE 403-c. Serial Output, Unexpanded or Master Operation**


## Timing Waveforms (Continued)



TL/F/9536-18

Conditions: data in stack, TOP HIGH,  $\overline{IES}$  HIGH when initiated


FIGURE 403-d. Serial Output, Slave Operation



TL/F/9536-19

Conditions:  $\overline{IES}$  LOW when initiated,  $\overline{OE}$ ,  $\overline{CPSO}$  LOW; data available in stack

FIGURE 403-e. Parallel Output, 4-Bit Word or Master in Parallel Expansion




TL/F/9536-20

Conditions:  $\overline{TTS}$  connected to  $\overline{IRF}$ ,  $\overline{TOS}$  connected to  $\overline{ORE}$ ,  $\overline{IES}$ ,  $\overline{OES}$ ,  $\overline{OE}$ ,  $\overline{CPSO}$  LOW, TOP HIGH

FIGURE 403-f. Fall Through Time




# Timing Waveforms (Continued)



TL/F/9536-21

Conditions: stack not full,  $\overline{IES}$  LOW when initialized

**FIGURE 403-g. Parallel Load Mode, 4-Bit Word (Unexpanded) or Master in Parallel Expansion**



TL/F/9536-22

Conditions: stack not full, device initialized (Note 1) with  $\overline{IES}$  HIGH

**FIGURE 403-h. Parallel Load, Slave Mode**

**Note 1:** Initialization requires a master reset to occur after power has been applied.

**Note 2:** TTS normally connected to  $\overline{IRF}$ .

**Note 3:** If stack is full,  $\overline{IRF}$  will stay LOW.