SiR572DP

RoHS COMPLIANT

HALOGEN

FREE

www.vishay.com



PRODUCT SUMMARY

V <sub>DS</sub> (V)	150
$R_{DS(on)}$ max. ( $\Omega$ ) at $V_{GS}$ = 10 V	0.0108
$R_{DS(on)}$ max. ( $\Omega$ ) at $V_{GS}$ = 7.5 V	0.0115
Q <sub>g</sub> typ. (nC)	27
I <sub>D</sub> (A)	59.7
Configuration	Single


#### **FEATURES**

N-Channel 150 V (D-S) MOSFET

- TrenchFET<sup>®</sup> Gen V power MOSFET
- Very low R<sub>DS</sub> x Q<sub>g</sub> figure-of-merit (FOM)
- Tuned for the lowest R<sub>DS</sub> x Q<sub>oss</sub> FOM
- 100 % R<sub>q</sub> and UIS tested
- Material categorization: for definitions of compliance please see www.vishay.com/doc?99912

#### **APPLICATIONS**

- Synchronous rectification
- · Primary side switch
- DC/DC converters
- Power supplies
- Motor drive control



N-Channel MOSFET

ORDERING INFORMATION	
Package	PowerPAK SO-8
Lead (Pb)-free and halogen-free	SIR572DP-T1-RE3
Alternate manufacturing location	SIR572DP-T1-BE3

PARAMETER		SYMBOL	LIMIT	UNIT	
Drain-source voltage		V <sub>DS</sub>	150	N	
Gate-source voltage		V <sub>GS</sub>	± 20	V	
Continuous drain current (T <sub>J</sub> = 150 °C)	T <sub>C</sub> = 25 °C		59.7		
	T <sub>C</sub> = 70 °C		47.8		
	T <sub>A</sub> = 25 °C	I <sub>D</sub>	14.8 <sup>b, c</sup>		
	T <sub>A</sub> = 70 °C	1	11.8 <sup>b, c</sup>		
Pulsed drain current (t = 100 µs)		I <sub>DM</sub>	180	A	
Operation operation of the design of the second state	T <sub>C</sub> = 25 °C		84.1		
Continuous source-drain diode current	T <sub>A</sub> = 25 °C	I <sub>S</sub>	5.1 <sup>b, c</sup>		
Single pulse avalanche current		I <sub>AS</sub>	20		
Single pulse avalanche current L = 0.1 ml		E <sub>AS</sub>	20	mJ	
	T <sub>C</sub> = 25 °C		92.5		
Manimum manual disaination	$T_{\rm C} = 70 ^{\circ}{\rm C}$		59.2	14/	
Maximum power dissipation	T <sub>A</sub> = 25 °C	PD	5.7 <sup>b, c</sup>	W	
	T <sub>A</sub> = 70 °C	1	3.6 <sup>b, c</sup>		
Operating junction and storage temperature range		T <sub>J</sub> , T <sub>stq</sub>	-55 to +150	*0	
Soldering recommendations (peak temperature) <sup>c</sup>			260	°C	

THERMAL RESISTANCE RATII	IGS				
PARAMETER		SYMBOL	TYPICAL	MAXIMUM	UNIT
Maximum junction-to-ambient <sup>b</sup>	t ≤ 10 s	R <sub>thJA</sub>	19	22	°C/W
Maximum junction-to-case (drain)	Steady state	R <sub>thJC</sub>	1.1	1.35	0/11

#### Notes

a. Package limited b. Surface mounted on 1" x 1" FR4 board

t = 10 s c.

d. See solder profile (<u>www.vishay.com/doc?73257</u>). The PowerPAK SO-8 is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection

Rework conditions: manual soldering with a soldering iron is not recommended for leadless components

Maximum under steady state conditions is 62.5 °C/W f.

T<sub>C</sub> = 25 °C g.

S23-1060-Rev. C, 04-Dec-2023

1

Document Number: 63033

For technical questions, contact: pmostechsupport@vishay.com

THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishav.com/doc?91000

www.vishay.com

SiR572DP Vishay Siliconix

PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Static			•			
Drain-source breakdown voltage	V <sub>DS</sub>	$V_{GS} = 0 V, I_{D} = 1 mA$	150	-	-	V
V <sub>DS</sub> temperature coefficient	$\Delta V_{DS}/T_{J}$	I <sub>D</sub> = 10 mA	-	112	-	
V <sub>GS(th)</sub> temperature coefficient	$\Delta V_{GS(th)}/T_J$	I <sub>D</sub> = 250 μA	-	-6.7	-	mV/°C
Gate-source threshold voltage	V <sub>GS(th)</sub>	$V_{DS} = V_{GS}$ , $I_D = 250 \ \mu A$	2	-	4	V
Gate-source leakage	I <sub>GSS</sub>	$V_{DS} = 0 V, V_{GS} = \pm 20 V$	-	-	100	nA
Zara gata valtaga drain aurrant		$V_{DS} = 120 \text{ V}, \text{ V}_{GS} = 0 \text{ V}$	-	-	1	
Zero gate voltage drain current	IDSS	$V_{DS}$ = 120 V, $V_{GS}$ = 0 V, $T_{J}$ = 70 °C	-	-	15	μA
On-state drain current <sup>a</sup>	I <sub>D(on)</sub>	$V_{DS} \ge 10$ V, $V_{GS} = 10$ V	40	-	-	А
Ducia como ca estato uncistore o 3		$V_{GS} = 10 \text{ V}, \text{ I}_{D} = 10 \text{ A}$			0.0108	0
Drain-source on-state resistance <sup>a</sup>	R <sub>DS(on)</sub>	$V_{GS} = 7.5 \text{ V}, \text{ I}_{D} = 10 \text{ A}$	-	0.0091	0.0115	Ω
Forward transconductance <sup>a</sup>	9 <sub>fs</sub>	$V_{DS} = 15 \text{ V}, \text{ I}_{D} = 10 \text{ A}$	-	50	-	S
Dynamic <sup>b</sup>			•		•	
Input capacitance	C <sub>iss</sub>		-	2733	-	
Output capacitance	C <sub>oss</sub>	$V_{DS} = 75 \text{ V}, V_{GS} = 0 \text{ V}, \text{ f} = 1 \text{ MHz}$	-	250	-	pF
Reverse transfer capacitance	C <sub>rss</sub>		-	4.5	-	
Total acts shows	0	$V_{DS} = 75 \text{ V}, V_{GS} = 10 \text{ V}, I_D = 10 \text{ A}$	-	35.9	54	
Total gate charge	Qg		-	27	41	nC
Gate-source charge	Q <sub>gs</sub>	$V_{DS}$ = 75 V, $V_{GS}$ = 7.5 V, $I_{D}$ = 10 A	-	12.7	-	
Gate-drain charge	Q <sub>gd</sub>		-	3.8	-	
Output charge	Q <sub>oss</sub>	$V_{DS} = 75 \text{ V}, V_{GS} = 0 \text{ V}$	-	84	-	
Gate resistance	Rg	f = 1 MHz	0.4	1.05	1.8	Ω
Turn-on delay time	t <sub>d(on)</sub>		-	17	34	
Rise time	t <sub>r</sub>	$V_{DD}$ = 75 V, $R_L$ = 7.5 $\Omega$ , $I_D \cong$ 10 A,	-	20	40	-
Turn-off delay time	t <sub>d(off)</sub>	$V_{\text{GEN}} = 10 \text{ V}, \text{ R}_{\text{g}} = 1 \Omega$	-	30	60	
Fall time	t <sub>f</sub>		-	15	30	
Turn-on delay time	t <sub>d(on)</sub>		-	21	42	ns
Rise time	tr	$V_{DD} = 75 \text{ V}, \text{ R}_{L} = 7.5 \Omega, \text{ I}_{D} \cong 10 \text{ A},$	-	62	124	-
Turn-off delay time	t <sub>d(off)</sub>	$V_{\text{GEN}} = 7.5 \text{ V}, \text{ R}_{\text{g}} = 1 \Omega$	-	29	58	
Fall time	t <sub>f</sub>		-	15	30	
Drain-Source Body Diode Characteristi	cs		•		•	
Continuous source-drain diode current	I <sub>S</sub>	T <sub>C</sub> = 25 °C	-	-	84.1	
Pulse diode forward current	I <sub>SM</sub>		-	-	180	A
Body diode voltage	V <sub>SD</sub>	I <sub>S</sub> = 5 A, V <sub>GS</sub> = 0 V	-	0.76	1.1	V
Body diode reverse recovery time	t <sub>rr</sub>		- 1	73	146	ns
Body diode reverse recovery charge	Q <sub>rr</sub>	I <sub>F</sub> = 10 A, di/dt = 100 A/μs,	-	154	308	nC
Reverse recovery fall time	ta	$T_{\rm J} = 25 ^{\circ}{\rm C}$	-	56	-	
	a			17	ł	ns

Notes

a. Pulse test; pulse width  $\leq$  300 µs, duty cycle  $\leq$  2 %


b. Guaranteed by design, not subject to production testing

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


2




## TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)





**On-Resistance vs. Drain Current and Gate Voltage** 





**Transfer Characteristics** 





**On-Resistance vs. Junction Temperature** 

S23-1060-Rev. C, 04-Dec-2023


3

Document Number: 63033


For technical questions, contact: <u>pmostechsupport@vishay.com</u> THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT <u>www.vishay.com/doc?91000</u>




### TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Source-Drain Diode Forward Voltage




On-Resistance vs. Gate-to-Source Voltage



Threshold Voltage



Single Pulse Power, Junction-to-Ambient



Safe Operating Area, Junction-to-Ambient

#### Note


a.  $V_{GS}$  > minimum  $V_{GS}$  at which  $R_{DS(on)}$  is specified

4

For technical questions, contact: <u>pmostechsupport@vishay.com</u> THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT <u>www.vishay.com/doc?91000</u>



## TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)



#### Note


a. The power dissipation P<sub>D</sub> is based on T<sub>J</sub> max. = 150 °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit




SiR572DP

Vishay Siliconix

## TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)



Normalized Thermal Transient Impedance, Junction-to-Ambient



Normalized Thermal Transient Impedance, Junction-to-Case

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package / tape drawings, part marking, and reliability data, see <a href="http://www.vishay.com/ppg?63033">www.vishay.com/ppg?63033</a>.

S23-1060-Rev. C, 04-Dec-2023	6	Document Number: 63033
	For technical questions, contact: pmostechsupport@vishay.con	<u>n</u>
	TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED	
ARE SUBJEC	CT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishav.co	<u>om/doc?91000</u>

D2

E3

Backside View of Dual Pad



Vishay Siliconix

# PowerPAK<sup>®</sup> SO-8, (Single/Dual)



#### Notes

1. Inch will govern.

2 Dimensions exclusive of mold gate burrs.

3. Dimensions exclusive of mold flash and cutting burrs.

DIM.	MILLIMETERS			INCHES			
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX	
А	0.97	1.04	1.12	0.038	0.041	0.044	
A1		-	0.05	0	-	0.00	
b	0.33	0.41	0.51	0.013	0.016	0.02	
С	0.23	0.28	0.33	0.009	0.011	0.01	
D	5.05	5.15	5.26	0.199	0.203	0.20	
D1	4.80	4.90	5.00	0.189	0.193	0.19	
D2	3.56	3.76	3.91	0.140	0.148	0.154	
D3	1.32	1.50	1.68	0.052	0.059	0.066	
D4		0.57 typ.		0.0225 typ.			
D5		3.98 typ.		0.157 typ.			
E	6.05	6.15	6.25	0.238	0.242	0.246	
E1	5.79	5.89	5.99	0.228	0.232	0.23	
E2	3.48	3.66	3.84	0.137	0.144	0.15	
E3	3.68	3.78	3.91	0.145	0.149	0.154	
E4		0.75 typ.			0.030 typ.		
е		1.27 BSC			0.050 BSC		
К		1.27 typ.			0.050 typ.		
K1	0.56	-	-	0.022	-	-	
Н	0.51	0.61	0.71	0.020	0.024	0.028	
L	0.51	0.61	0.71	0.020	0.024	0.028	
L1	0.06	0.13	0.20	0.002	0.005	0.008	
θ	0°	-	12°	0°	-	12°	
W	0.15	0.25	0.36	0.006	0.010	0.014	
М		0.125 typ.			0.005 typ.		

1



# Application Note 826

Vishay Siliconix

## RECOMMENDED MINIMUM PADS FOR PowerPAK® SO-8 Single



Recommended Minimum Pads Dimensions in Inches/(mm)

Return to Index



Vishay

## Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Hyperlinks included in this datasheet may direct users to third-party websites. These links are provided as a convenience and for informational purposes only. Inclusion of these hyperlinks does not constitute an endorsement or an approval by Vishay of any of the products, services or opinions of the corporation, organization or individual associated with the third-party website. Vishay disclaims any and all liability and bears no responsibility for the accuracy, legality or content of the third-party website or for that of subsequent links.

Vishay products are not designed for use in life-saving or life-sustaining applications or any application in which the failure of the Vishay product could result in personal injury or death unless specifically qualified in writing by Vishay. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

© 2024 VISHAY INTERTECHNOLOGY, INC. ALL RIGHTS RESERVED

Revision: 01-Jul-2024