

HD641180X, HD643180X, HD647180X— MCU (Micro Controller Unit)

■ DESCRIPTION

The HD643180X provides instruction compatibility with the HD64180 and incorporates a 16-kbyte Mask ROM, 512-byte RAM, memory management unit (MMU), DMA controller, timer, asynchronous serial communications interface (ASCI), clocked serial I/O ports (CSI/O), analog comparator and parallel I/O pins on a single chip.

The HD647180X incorporates a 16-kbyte PROM instead of mask ROM.

The internal PROM can be programmed and verified under the same specifications as the 27256 type EPROM ($V_{pp12.5V}$) using a general-purpose PROM writer.

In addition, the HD643180X and HD647180X are functionally identical except for their internal ROMs.

The HD641180X functions in the same way as the HD643180X or HD647180X, except that the HD641180X has no internal ROM.

■ FEATURES

Software

- Instruction set compatible with the HD64180

Hardware

- 16-kbyte ROM (HD643180X and HD647180X) and 512-byte RAM
- Timer
 - One-channel 16-bit timer with input capture, output compare, and timer overflow functions
 - Two-channel 16-bit reload timer
- Six-channel analog comparator
- 54 parallel I/O pins
 - Includes eight high current pins ($I_{OL} = 10mA$)
- MMU with 1-Mbyte memory physical address space
- Two-channel DMA controller
- Two-channel ASCI
- One-channel CSI/O
- Four external and eleven internal interrupts
- DRAM refresh controller and low speed memory, I/O interface
- Operating frequency up to 8 MHz (ϕ clock)
- Low power operation
- Four operation modes (HD643180X and HD647180X)
 - Mode 0: single-chip mode
 - Mode 1: expanded mode (internal ROM disabled)
 - Mode 2: expanded mode (internal ROM enabled)
 - Mode 3: PROM programming mode (HD647180X only)
- Internal ROM data protect function (HD647180X only)
- Packages
 - 80-pin quad flat package
 - 84-pin plastic leaded chip carrier
 - 90-pin dual inline package

■ BLOCK DIAGRAM

The HD647180X combines a high-performance CPU core with many of the systems and I/O resources required by a broad range of applications (figure 2).

The CPU core consists of five functional blocks:

- Clock generator
- Bus state controller
- Interrupt controller
- Memory management unit (MMU)
- Central processing unit (CPU)

The Integrated I/O resources comprise the remaining four functional blocks:


- DMA controller (DMAC: two channels)
- Asynchronous serial communication interface (ASCI: two channels)
- Clocked serial I/O port (CSI/O: one channel)
- Programmable reload timer (PRT: two channels)
- Programmable timer 2 (PT2: one channel)
- Analog comparator (six channels)
- I/O ports

The memory consists of:


- RAM (512 bytes)
- PROM (16 kbyte): HD647180X
- Mask ROM (16 kbyte): HD643180X




(FP-80B)



(CP-84)



(DP-90S)



(CG-84)

■ Pin Assignment

Figure 1 shows a top view of the HD641180X, HD643180X and HD647180X packages. Table 1 shows the pin functions in the four modes.




Figure 1. Pin Assignment






Figure 2. Block Diagram (HD643180X, HD647180X)




Figure 3. Block Diagram (HD641180X)

Table 1 Pin Function (HD643180X, HD647180X)

Pin No.			Operating Mode 0	Operating Mode 1	Operating Mode 2	Operating Mode 3 (HD647180X only)
FP-808	CG-84 CP-84	DP-90S				
1	10	9	NMI	←	←	A ₉
2	11	10	INT ₀	←	←	—
3	12	13	INT ₁	←	←	—
4	13	14	INT ₂	←	←	—
5	14	15	PE ₄	ST	←	—
6	15	16	PC ₀	A ₀	←	←
7	16	17	PC ₁	A ₁	←	←
8	17	18	PC ₂	A ₂	←	←
9	18	19	PC ₃	A ₃	←	←
10	19	20	VSS	←	←	←
11	20	21	PC ₄	A ₄	←	←
12	21	22	PC ₅	A ₅	←	←
13	23	24	PC ₆	A ₆	←	←
14	24	25	PC ₇	A ₇	←	←
15	25	26	PD ₀	A ₈	A ₈ /PD ₀	A ₈
16	26	27	PD ₁	A ₉	A ₉ /PD ₁	—
17	27	28	PD ₂	A ₁₀	A ₁₀ /PD ₂	A ₁₀
18	28	29	PD ₃	A ₁₁	A ₁₁ /PD ₃	A ₁₁
19	29	30	PD ₄	A ₁₂	A ₁₂ /PD ₄	A ₁₂
20	30	31	PD ₅	A ₁₃	A ₁₃ /PD ₅	A ₁₃
21	31	32	PD ₆	A ₁₄	A ₁₄ /PD ₆	A ₁₄
22	32	33	PD ₇	A ₁₅	A ₁₅ /PD ₇	OE
23	33	36	PE ₀	A ₁₆	A ₁₆ /PE ₀	CE
24	34	37	PE ₁	A ₁₇	A ₁₇ /PE ₁	—
25	35	38	PE ₂	A ₁₈	A ₁₈ /PE ₂	—
26	36	39	TOUT1	←	←	←
27	37	40	VCC	←	←	←
28	38	41	PE ₃	A ₁₉	A ₁₉ /PE ₃	—
29	39	42	VSS	←	←	←
30	40	43	PF ₀	D ₀	←	O ₀
31	41	44	PF ₁	D ₁	←	O ₁
32	42	45	PF ₂	D ₂	←	O ₂
33	44	46	PF ₃	D ₃	←	O ₃
34	45	47	PF ₄	D ₄	←	O ₄
35	46	48	PF ₅	D ₅	←	O ₅
36	47	49	PF ₆	D ₆	←	O ₆
37	48	50	PF ₇	D ₇	←	O ₇
38	49	51	VSS	←	←	←
39	50	52	PG ₀ /AN ₀	←	←	←
40	51	53	PG ₁ /AN ₁	←	←	←
41	52	54	PG ₂ /AN ₂	←	←	←

Notes: ← Same as previous column

— No function

For the HD641180X pin function, please refer to table heading Operation Mode 1.



Table 1 Pin Function (HD643180X, HD647180X) (cont.)

Pin No.			Operating Mode 0	Operating Mode 1	Operating Mode 2	Operating Mode 3 (HD647180X only)
FP-80B	CG-84 CP-84	DP-90S				
42	53	55	PG ₃ /AN ₃	←	←	—
43	54	58	PG ₄ /AN ₄	←	←	—
44	55	59	PG ₅ /AN ₅	←	←	—
45	56	60	RTS ₀	←	←	—
46	57	61	CTS ₀	←	←	—
47	58	62	DCD ₀	←	←	—
48	59	63	TXA ₀	←	←	—
49	60	64	RXA ₀	←	←	—
50	61	65	CKA ₀ /DREQ ₀	←	←	—
51	62	66	TOUT2	←	←	—
52	63	67	TOUT3	←	←	—
53	65	69	IC	←	←	—
54	66	70	TXA ₁ /PA ₀	←	←	—
55	67	71	RXA ₁ /PA ₁	←	←	—
56	68	72	CKA ₁ /TEND ₀ /PA ₂	←	←	—
57	69	73	TXS/PA ₃	←	←	—
58	70	74	RXS/CTS ₁ /PA ₄	←	←	—
59	71	75	CKS/PA ₅	←	←	—
60	72	76	DREQ ₁ /PA ₆	←	←	—
61	73	77	TEND ₁ /PA ₇	←	←	—
62	74	78	PB ₇	HALT	←	—
63	75	81	PB ₆	REF	←	—
64	76	82	PB ₅	IOE	←	—
65	77	83	PB ₄	ME	←	—
66	78	84	PB ₃	E	←	—
67	79	85	PB ₂	LIR	←	—
68	80	86	PB ₁	WR	←	—
69	81	87	PB ₀	RD	←	—
70	82	88	V _{SS}	←	←	←
71	83	89	φ	←	←	←
72	84	90	MP ₁	←	←	←
73	2	1	MP ₀	←	←	←
74	3	2	XTAL	←	←	←
75	4	3	EXTAL	←	←	←
76	5	4	V _{CC}	←	←	←
77	6	5	PE ₇	WAIT	←	—
78	7	6	PE ₆	BUSACK	←	—
79	8	7	PE ₅	BUSREQ	←	—
80	9	8	RESET	←	←	V _{PP}
—	—	23	V _{SS}	←	←	←
—	—	68	V _{SS}	←	←	←

■ CPU Architecture

The five CPU core functional blocks are described in this section.

Clock Generator

The clock generator generates the system clock (ϕ) from an external crystal or external clock input. Also, the system clock is programmably prescaled to generate timing for the on-chip I/O and system support devices.

Bus State Controller

The bus state controller performs all status/control bus activity. This includes external bus cycle wait state timing, $\overline{\text{RESET}}$, DRAM refresh, and master DMA bus exchange. Generates 'dual-bus' control signals for compatibility with peripheral devices.

Interrupt Controller

The interrupts controller monitors and prioritizes the four external and eight internal interrupt sources. A variety of interrupt response modes are programmable.

Memory Management Unit (MMU)

Maps the CPU 64-kbyte logical memory address space into a 1-Mbyte physical memory address space. The MMU organization preserves software object code compatibility while providing extended memory access and uses an efficient 'common area—bank area' scheme. I/O accesses (64-kbyte I/O address space) bypass the MMU.

Central Processing Unit (CPU)

The CPU is microcoded to implement an upward-compatible superset of the 8-bit standard software instruction set. Many instructions require fewer clock cycles for execution and seven new instructions are added.

Mode Selection

Mode program pins, MP_0 and MP_1 determine the operation mode of the LSI (table 4).

■ I/O Resources

DMA Controller (DMAC)

The two channel DMAC provides high speed memory to/from memory, memory



to/from I/O, and memory to/from memory-mapped I/O transfers. The DMAC features edge or level sense request input, address increment/decrement/no-change and (for memory to/from memory transfers) programmable burst or cycle steal transfer. In addition, the DMAC can directly access the full 1-Mbyte of physical memory address space (the MMU is bypassed during DMA) and transfers (up to 64-kbyte in length) can cross 64-kbyte boundaries.

Asynchronous Serial Communication Interface (ASCI)

The ASCI provides two separate full-duplex UARTs and includes a programmable baud rate generator, modem control signals, and a multiprocessor communication format. The ASCI can use the DMAC for high-speed serial data transfer, reducing CPU overhead.

Clocked Serial I/O Port (CSI/O)

The CSI/O half-duplex clocked serial transmitter and receiver can be used for simple, high-speed connection to another microprocessor or microcomputer.

Programmable Reload Timer (PRT)

The PRT contains two separate channels, each consisting of 16-bit timer data and 16-bit timer reload registers. The time base is the system clock divided by 20 (fixed) and PRT channel 1 has an optional output allowing waveform generation.

Programmable Timer 2 (PT2)

The PT2 16-bit programmable timer can measure an input waveform and generate two independent output waveforms. The pulse widths of both input/output waveforms vary from microseconds to seconds.

Analog Comparator

The HD641180X/HD643180X/HD647180X provides an analog comparator with 6 channels. Each channel can be programmed as a reference voltage (V_{ref}) input pin or a compared voltage (V_{in}) input pin.

Input Output Port (I/O Port)

The HD643180X/HD647180X provides seven I/O ports. (port A–G). Each port consists of a data direction register (DDR) to determine the directions of the individual pins, an output data register (ODR) to hold output data and an input data register (IDR) to latch input data. However, Port G does not have a DDR or ODR since it is an input-only port.



■ Pins Signal Description

XTAL, EXTAL: Crystal (Input)

XTAL and EXTAL are the crystal oscillator connections. An external TTL clock can be input on EXTAL. XTAL should be left open if an external TTL clock is used. Note that XTAL is schmitt triggered. See DC characteristics.

ϕ (OUT)

ϕ is the system clock output. Its frequency is equal to one-half of the crystal oscillator's.

$\overline{\text{RESET}}$: CPU Reset (Input)

When $\overline{\text{RESET}}$ is low, it initializes the HD641180X/HD643180X/HD647180X CPU. All output signals are held inactive during reset.

A_0 - A_{19} : Address Bus (Output, Three-State)

The address bus enters the high-impedance state during reset and when another device acquires the bus as indicated by $\overline{\text{BUSREQ}}$ and $\overline{\text{BUSACK}}$ low. During reset, the address function is selected.

D_0 - D_7 : Data Bus (Input/Output, Three-State)

The bidirectional 8-bit data bus enters the high-impedance state during reset and when another device acquires the bus as indicated by $\overline{\text{BUSREQ}}$ and $\overline{\text{BUSACK}}$ low.

$\overline{\text{RD}}$: Read (Output, Three-State)

During a CPU read cycle, $\overline{\text{RD}}$ enables transfer from the external memory or I/O device to the CPU data bus.

$\overline{\text{WR}}$: Write (Output, Three-State)

During a CPU write cycle, $\overline{\text{WR}}$ enables transfer from the CPU data bus to the external memory or I/O device.

$\overline{\text{ME}}$: Memory Enable (Output, Three-State)

$\overline{\text{ME}}$ indicates memory read or write operations. The HD641180X/HD643180X/HD647180X asserts $\overline{\text{ME}}$ low in the following cases.

- When fetching instructions and operands
- When reading or writing memory data
- During DMA memory access cycles
- During dynamic RAM refresh cycles

$\overline{\text{IOE}}$: I/O Enable (Output, Three-State)

$\overline{\text{IOE}}$ indicates I/O read or write operations. The HD641180X/HD643180X/HD647180X asserts $\overline{\text{IOE}}$ low in the following cases:

- When reading or writing I/O data
- During DMA I/O access cycles
- During $\overline{\text{INT}}_0$ acknowledge cycle

$\overline{\text{WAIT}}$: Bus Cycle Wait (Input)

$\overline{\text{WAIT}}$ introduces wait states to extend memory and I/O cycles. If low at the falling edge of T_2 , a wait state (T_w) is inserted. Wait states will continue to be inserted until the $\overline{\text{WAIT}}$ input is sampled high at the falling edge of T_w , at which time the bus cycle will proceed to completion.

E: Enable (Output)

E is a synchronous clock for connection to HD63 $\times\times$ series and other 6800/6500 series compatible peripheral LSIs.

$\overline{\text{BUSREQ}}$: Bus Request (Input)

Another device may request use of the bus by asserting $\overline{\text{BUSREQ}}$ low. The CPU will stop executing instructions and place the address bus, data bus, $\overline{\text{RD}}$, $\overline{\text{WR}}$, $\overline{\text{ME}}$, and $\overline{\text{IOE}}$ in the high-impedance state.

$\overline{\text{BUSACK}}$: Bus Acknowledge (Output)

When the CPU completes bus release (in response to $\overline{\text{BUSREQ}}$ low), it will assert $\overline{\text{BUSACK}}$ low. This acknowledges that the bus is free for use by the requesting device.

$\overline{\text{HALT}}$: Halt/Sleep Status (Output)

$\overline{\text{HALT}}$ is asserted low after execution of the HALT or SLP instructions. Used with $\overline{\text{LIR}}$ and ST output pins to encode CPU status (table 2).

$\overline{\text{LIR}}$: Load Instruction Register (Output)

$\overline{\text{LIR}}$ is asserted low when the current cycle is an opcode fetch cycle. Used with $\overline{\text{HALT}}$ and ST output pins to encode CPU status (table 2).

ST: Status (Output)

ST is used with the $\overline{\text{HALT}}$ and $\overline{\text{LIR}}$ output pins to encode CPU status (table 2).

Table 2 Status Summary

ST	$\overline{\text{HALT}}$	$\overline{\text{LIR}}$	Operation
0	1	0	CPU operation (1st opcode fetch)
1	1	0	CPU operation (2nd opcode and 3rd opcode fetch)
1	1	1	CPU operation (MC except for opcode fetch)
0	X	1	DMA operation
0	0	0	Halt mode
1	0	1	Sleep mode (including System stop mode)

Note X: Don't care
MC: Machine cycle

 $\overline{\text{REF}}$: Refresh (Output)

When low, $\overline{\text{REF}}$ indicates that the CPU is in a dynamic RAM refresh cycle and the low-order 8 bits (A_0 - A_7) of the address bus contain the refresh address.

NMI: Non-Maskable Interrupt (Input)

When high to low is detected, it forces the CPU to save certain state information and vector to an interrupt service routine at address 0066H. The saved state information is restored by executing the RETN (return from non-maskable interrupt) instruction.

 $\overline{\text{INT}}_0$: Maskable Interrupt Level 0 (Input)

When low, $\overline{\text{INT}}_0$ requests a CPU interrupt (unless masked) and saves certain state information unless masked by software. $\overline{\text{INT}}_0$ requests service using one of three software programmable interrupt modes (table 3).

Table 3 Interrupt Modes

Mode	Operation
0	Instruction fetched and executed from data bus
1	Instruction fetched and executed from address 0038H
2	Vector system: Low-order 8 bits of vector table address fetched from data bus

In all modes, the saved state information is restored by executing the RETI (return from interrupt) instruction.

$\overline{INT}_1$, $\overline{INT}_2$: Maskable Interrupt Levels 1, 2 (Input)

When low, $\overline{INT}_1$ and $\overline{INT}_2$ request a CPU interrupt (unless masked) and save certain state information unless masked by software. $\overline{INT}_1$ and $\overline{INT}_2$ (and internally generated interrupts) request interrupt service using a vector system similar to mode 2 of $\overline{INT}_0$.

$\overline{DREQ}_0$ DMA Request—Channel 0 (Input)

$\overline{DREQ}_0$ low (programmable edge or level sense) requests DMA transfer service from channel 0 of the HD641180X/HD643180X/HD647180X DMAC. $\overline{DREQ}_0$ is used for channel 0 memory to/from I/O and memory to/from memory-mapped I/O transfers. $\overline{DREQ}_0$ is not used for memory to/from memory transfers. This pin is multiplexed with CKA₀.

$\overline{TEND}_0$: Transfer End—Channel 0 (Output)

$\overline{TEND}_0$ is asserted low synchronous with the last write cycle of channel 0 DMA transfer to indicate DMA completion to an external device. This pin is multiplexed with CKA₁.

$\overline{DREQ}_1$: DMA Request—Channel 1 (Input)

$\overline{DREQ}_1$ low (programmable edge or level sense) requests DMA transfer service from channel 1 of the HD641180X/HD643180X/HD647180X DMAC. Channel 1 supports memory to/from I/O transfers.

$\overline{TEND}_1$: Transfer End—Channel 1 (Output)

$\overline{TEND}_1$ is asserted low synchronous with the last write cycle of channel 1 DMA transfer to indicate DMA completion to an external device.

TXA₀: Asynchronous Transmit Data—Channel 0 (Output)

TXA₀ is the asynchronous transmit data from channel 0 of the asynchronous serial communication interface (ASCI).

RXA₀: Asynchronous Receive Data—Channel 0 (Input)

RXA₀ is the asynchronous receive data to channel 0 of the ASCI.

CKA₀: Asynchronous Clock—Channel 0 (Input/Output)

CKA₀ is the clock input/output for channel 0 of the ASCI. This pin is multiplexed (software selectable) with $\overline{\text{DREQ}}_0$.

$\overline{\text{RTS}}_0$: Request to Send—Channel 0 (Output)

$\overline{\text{RTS}}_0$ is the programmable modem control output signal for channel 0 of the ASCI.

$\overline{\text{CTS}}_0$: Clear to Send—Channel 0 (Output)

$\overline{\text{CTS}}_0$ is the modem control input signal for channel 0 of the ASCI.

$\overline{\text{DCD}}_0$: Data Carrier Detect—Channel 0 (Output)

$\overline{\text{DCD}}_0$ is the modem control input signal for channel 0 of the ASCI.

TXA₁: Asynchronous Transmit Data—Channel 1 (Output)

TXA₁ is the asynchronous transmit data from channel 1 of the ASCI.

RXA₁: Asynchronous Receive Data—Channel 1 (Input)

RXA₁ is the asynchronous receive data to channel 1 of the ASCI.

CKA₁: Asynchronous Clock—Channel 1 (Input/Output)

CKA₁ is the clock input/output for channel 1 of the ASCI. This pin is multiplexed (software selectable) with $\overline{\text{TEND}}_0$.

$\overline{\text{CTS}}_1$: Clear to Send—Channel 1 (Input)

$\overline{\text{CTS}}_1$ is the modem control input signal for channel 1 of the ASCI. This pin is multiplexed (software selectable) with RXS.

TXS: Clocked Serial Transmit Data (Output)

Clocked serial transmit data from the Clocked Serial I/O Port (CSI/O).

RXS: Clocked Serial Receive Data (Input)

Clocked serial receive data to the CSI/O. This pin is multiplexed (software selectable) with ASCII channel 1 $\overline{\text{CTS}}$ modem control input.

CKS: Serial Clock (Input/Output)

Input or output clock for the CSI/O.

TOUT1: Timer Output (Output)

Pulse output from Programmable Reload Timer channel 1.

AN₀-AN₅: Comparator (Input)

AN₀-AN₅ input data to the analog comparator. Select two of these pins and apply the reference voltage (V_{ref}) and the voltage to be compared (V_{in}) to them.

PA₀-PA₇, PB₀-PB₇, PC₀-PC₇, PD₀-PD₇, PE₀, PE₇, PF₀-PF₇: Parallel Ports A-F (Input/Output)

Ports A-F are 8-bit I/O ports. Each pin of each port can be individually configured as an input or output depending on the port data direction register. At reset, each port is initialized as an input port.

PG₀-PG₅: Parallel Port G (Input)

Port G is a 6-bit input port.

IC: Input Capture (Input)

IC inputs the input capture signal for timer 2.

TOUT2, TOUT3: Timer Output 2, 3 (Output)

TOUT2 and TOUT3 are timer 2's outputs.

MP₀, MP₁: Mode Program 0, 1 (Input)

The mode program pins, MP₀ and MP₁, determine the operation mode of the MPU as shown in table 4.

Table 4. Operating Mode Selection

MP ₁	MP ₀	ROM	RAM	Operating Mode	Applicable Wide-Range
0	0	I	I	0; Single chip mode	HD643180X HD647180X
0	1	E	I	1; Expanded mode 1	HD643180X HD647180X HD641180X
1	0	I	I	2; Expanded mode 2	HD643180X HD647180X
1	1	I	—	3; PROM programming mode (HD647180X only)	HD647180X

I: Internal E: External

Select mode 1 (MP₁ = 0, MP₂ = 1) for the HD641180X.**V_{CC}, V_{SS}: Power**V_{CC} is power supply. V_{SS} is the ground.**■ Multiplexed Pins****PA₀/TXA₁, PA₁/RXA₁, PA₃/TXS, PA₅/CKS, PA₆/ $\overline{\text{DREQ}}_1$, PA₇/ $\overline{\text{TEND}}_1$**

At reset, PA₀/TXA₁, PA₁/RXA₁, PA₃/TXS, PA₅/CKS, PA₆/ $\overline{\text{DREQ}}_1$, and PA₇/ $\overline{\text{TEND}}_1$ are configured as port A input. They can be used as TXA₁, RXA₁, TXS, CKS, $\overline{\text{DREQ}}_1$, and $\overline{\text{TEND}}_1$ by setting the corresponding bit in the port A disable register to 1.

PA₂/CKA₁/ $\overline{\text{TEND}}_0$

At reset, PA₂/CKA₁/ $\overline{\text{TEND}}_0$ is configured as a port A input. The function of this pin depends on the combination of bit 2 in the port A disable register (DERA2) and the CKA1D bit in the ASCII control register channel 1 (table 5).

Table 5. PA₂/CKA₁/ $\overline{\text{TEND}}_0$ State

DERA2	CKA1D	Pin Function
0	0, 1	PA ₂
1	0	CKA ₁
	1	$\overline{\text{TEND}}_0$

PA₄/RXS/ $\overline{\text{CTS}}_1$

At reset, PA₄/RXS/ $\overline{\text{CTS}}_1$ is configured as a port A input. The function of this pin depends on the combination of bit 4 in the port A disable register (DERA4) and the CTS1E bit in the ASCI status register channel 1 (table 6).

Table 6. PA₄/RXS/ $\overline{\text{CTS}}_1$ State

DERA4	CTS1E	Pin Function
0	0, 1	PA ₄
1	0	RXS
	1	$\overline{\text{CTS}}_1$

CKA₀/ $\overline{\text{DREQ}}_0$

CKA₀/ $\overline{\text{DREQ}}_0$ is configured as the CKA₀ at reset. When either the DM1 or SM1 bit of the DMA mode registers 1, this bit is forcibly configured as the $\overline{\text{DREQ}}_0$ input, even if it has been configured as an output pin.

PG₀/AN₀, PG₁/AN₁, PG₂/AN₂, PG₃/AN₃, PG₄/AN₄, PG₅/AN₅

These pins cannot be configured as parallel port input pins (TTL-level input pins) alternate with analog comparator input pins. When using these pins as a TTL input port, read the port G input data register (IDRG).

When using these pins as an analog comparator's channel input, read the comparator control/status register (CCSR).

Absolute Maximum Ratings

Item	Symbol	Value	Unit
Supply Voltage	V_{CC}	-0.3 to +7.0	V
Input Voltage	V_{in}	-0.3 to $V_{CC} + 0.3$	V
Operating Temperature	T_{opr}	-20 to +75	°C
Storage Temperature	T_{stg}	-55 to +150	°C

Note: Permanent LSI damage may occur if maximum ratings are exceeded. Normal operation should be under recommended operating conditions. If these conditions are exceeded, it could effect reliability of LSI.

Storage Temperature of the HD647180X is $T_{stg} = -55 \sim +125^{\circ}\text{C}$.

ELECTRICAL CHARACTERISTICS

- DC Characteristics ($V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$, $T_a = -20$ to $+75^{\circ}\text{C}$, unless otherwise noted)

Symbol	Item	Min	Typ	Max	Unit	Condition
V_{IH1}	Input High Voltage RESET, EXTAL, $\overline{\text{NMI}}$	$V_{CC} - 0.6$	—	$V_{CC} + 0.3$	V	
V_{IH2}	Input High Voltage Except RESET, EXTAL, $\overline{\text{NMI}}$	2.0	—	$V_{CC} + 0.3$	V	
V_{IL1}	Input Low Voltage RESET, EXTAL, $\overline{\text{NMI}}$	-0.3	—	0.6	V	
V_{IL2}	Input Low Voltage Except RESET, EXTAL, $\overline{\text{NMI}}$	-0.3	—	0.8	V	
V_{OH}	Output High Voltage All outputs	2.4 $V_{CC} - 1.2$	— —	— —	V	$I_{OH} = -200 \mu\text{A}$ $I_{OH} = -20 \mu\text{A}$
V_{OL}	Output Low Voltage All Outputs	—	—	0.45	V	$I_{OL} = 2.2 \text{ mA}$
I_L	Input Leakage Current All Inputs Except XTAL, EXTAL, $\overline{\text{RESET}}$	—	—	1.0	μA	$V_{in} = 0.5$ to $V_{CC} - 0.5 \text{ V}$
I_{TL}	Three State Leakage Current	—	—	1.0	μA	$V_{in} = 0.5$ to $V_{CC} - 0.5 \text{ V}$
I_{CC} (Note)	Power Dissipation (Normal Operation)	—	20	40	mA	$f = 4 \text{ MHz}$
		—	25	50		$f = 6 \text{ MHz}$
		—	30	60		$f = 8 \text{ MHz}$
	Power Dissipation (System Stop Mode)	—	5	10	mA	$f = 4 \text{ MHz}$
		—	6.3	12.5		$f = 6 \text{ MHz}$
		—	7.5	15		$f = 8 \text{ MHz}$
C_p	Pin	$\overline{\text{RESET}}$	—	120	pF	$V_{in} = 0V$, $f = 1 \text{ MHz}$ $T_a = 25^{\circ}\text{C}$
	Capacitance	Except $\overline{\text{RESET}}$	—	20		

Note: $V_{IHmin} = V_{CC} - 1.0 \text{ V}$, $V_{ILmax} = 0.8 \text{ V}$ (All input pins except $\overline{\text{RESET}}$, EXTAL, $\overline{\text{NMI}}$)
 $V_{IHmin} = V_{CC} - 0.6 \text{ V}$, $V_{ILmax} = 0.6 \text{ V}$ (RESET, EXTAL, $\overline{\text{NMI}}$)
(all output terminals are at no load.)

Symbol	Item	Min	Typ	Max	Unit	Condition
V_{IHP}	Input High-Level Voltage	2.0	—	$V_{CC} + 0.3$	V	
V_{ILP}	Input Low-Level Voltage	−0.3	—	0.8	V	
V_{OHP}	Output High-Level Voltage	2.4	—	—	V	$I_{OH} = -200 \mu A$
		$V_{CC} - 1.2$	—	—		$I_{OH} = -20 \mu A$
V_{OLP}	Output Low-Level Voltage	—	—	0.45	V	* $I_{OL} = 2.2 \text{ mA}$
		—	—	1.0		** $I_{OL} = 10 \text{ mA}$
V_{in}	Analog Comparator	High level	$V_{ref} + 0.1$	—	V	
		Low level	—	$V_{ref} - 0.1$		
V_{ref}	Input Level Voltage	V_{TH}	0	$V_{CC} \times 0.8$	V	
I_{LP}	Input Leak Current	—	—	1.0	μA	$V_{in} = 0.5 \text{ to } V_{CC} - 0.5$

Note: *: Port A-F

**: Port F only

• AC Characteristics ($V_{SS} = 0V$, $T_a = -20$ to $+75^\circ C$, unless otherwise noted)

Symbol	Item	HD641180X-4		HD641180X-6		HD641180X-8L		unit
		min	max	min	max	min	max	
V_{CC}	Power Supply	4.5	5.5	4.5	5.5	4.75	5.25	V
t_{cyc}	Clock Cycle Time	250	2000	162	250	125	250	ns
t_{CHW}	Clock High Pulse Width	110	—	65	—	50	—	ns
t_{CLW}	Clock Low Pulse Width	110	—	65	—	50	—	ns
t_{cf}	Clock Fall Time	—	15	—	15	—	15	ns
t_{cr}	Clock Rise Time	—	15	—	15	—	15	ns
t_{ECYC}	External Clock Cycle Time	125	1000	81	125	62.5	125	ns
t_{EXHW}	External Clock High Pulse Width	50	—	30	—	25	—	ns
t_{EXLW}	External Clock Low Pulse Width	50	—	30	—	25	—	ns
t_{EXr} (Note 1)	External Clock Rise Time	—	25	—	25	—	25	ns
t_{EXf} (Note 1)	External Clock Fall time	—	25	—	25	—	25	ns
t_{AD}	Address Delay Time	—	100	—	75	—	65	ns
t_{AS}	Address Set-up Time ($\overline{ME}$ or $\overline{IOE}$)	50	—	30	—	20	—	ns
t_{MED1}	$\overline{ME}$ Delay Time 1	—	75	—	45	—	45	ns
t_{RDD1}	$\overline{RD}$ Delay Time 1	$\overline{IOC} = 1$	—	75	—	45	—	ns
		$\overline{IOC} = 0$	—	80	—	50	—	45
t_{LD1}	$\overline{LIR}$ Delay Time 1	—	100	—	80	—	70 (Note 2)	ns
t_{AH}	Address Hold Time 1 ($\overline{ME}$, $\overline{IOE}$, $\overline{RD}$ or $\overline{WR}$)	80	—	35	—	20	—	ns
t_{MED2}	$\overline{ME}$ Delay Time 2	—	75	—	45	—	45	ns
t_{RDD2}	$\overline{RD}$ Delay Time 2	—	75	—	45	—	45	ns
t_{LD2}	$\overline{LIR}$ Delay Time 2	—	100	—	80	—	70 (Note 2)	ns
t_{DRS}	Data Read Set-up Time	60	—	55	—	45	—	ns
t_{DRH}	Data Read Hold Time	0	—	0	—	0	—	ns
t_{STD1}	ST Delay Time 1	—	110	—	90	—	70	ns
t_{STD2}	ST Delay Time 2	—	110	—	90	—	70	ns
t_{WS}	$\overline{WAIT}$ Set-up Time	80	—	40	—	40	—	ns
t_{WH}	$\overline{WAIT}$ Hold Time	70	—	40	—	40	—	ns
t_{WDZ}	Write Data Floating Delay Time	—	100	—	95	—	70	ns
t_{WRD1}	$\overline{WR}$ Delay Time 1	—	80	—	50	—	45	ns
t_{WDD}	Write Data Delay Time	—	110	—	90	—	80	ns
t_{WDS}	Write Data Set-up Time ($\overline{WR}$)	60	—	40	—	20	—	ns

Note 1: External clock rise/fall time (t_{EXr} , t_{EXf}) may be shortened for satisfying external clock pulse width (t_{EXHW} , t_{EXLW}).

Note 2: For a loading capacitance of less than or equal to 40 picofarads and operating temperature from 0 to 50 degrees, subtract 10 nanoseconds from the value given in the maximum columns.



		HD641180X-4		HD641180X-6		HD641180X-8L			
		HD643180X-4		HD643180X-6		HD643180X-8L			
		HD647180X-4		HD647180X-6		HD647180X-8L			
Symbol	Item	min	max	min	max	min	max	unit	
tWRD2	WR Delay Time 2	—	80	—	50	—	45	ns	
tWRP	WR Pulse Width	280	—	170	—	130	—	ns	
tWDH	Write Data Hold Time (WR ↓)	60	—	40	—	15	—	ns	
tIOD1	IOE Delay Time 1	IOC= 1	—	75	—	45	—	45	ns
		IOC= 0	—	80	—	50	—	45	
tIOD2	IOE Delay Time 2	—	75	—	45	—	45	ns	
tIOD3	IOE Delay Time 3 (LIR ↓)	540	—	340	—	250	—	ns	
tINTS	INT Set-up Time (φ ↓)	80	—	50	—	40	—	ns	
tINTH	INT Hold Time (φ ↓)	70	—	40	—	40	—	ns	
tNMIW	NMI Pulse Width	120	—	120	—	100	—	ns	
tBRS	BUSREQ Set-up Time (φ ↓)	80	—	50	—	40	—	ns	
tBRH	BUSREQ Hold Time (φ ↓)	70	—	40	—	40	—	ns	
tBAD1	BUSACK Delay Time 1	—	100	—	95	—	70	ns	
tBAD2	BUSACK Delay Time 2	—	100	—	95	—	70	ns	
tBZD	Bus Floating Delay Time	—	130	—	125	—	90	ns	
tMEWH	ME Pulse Width (HIGH)	200	—	110	—	90	—	ns	
tMEWL	ME Pulse Width (LOW)	210	—	125	—	100	—	ns	
tRFD1	REF Delay Time 1	—	110	—	90	—	80	ns	
tRFD2	REF Delay Time 2	—	110	—	90	—	80	ns	
tHAD1	HALT Delay Time 1	—	110	—	90	—	80	ns	
tHAD2	HALT Delay Time 2	—	110	—	90	—	80	ns	
tDRQS	DREQi Set-up Time	80	—	50	—	40	—	ns	
tDRQH	DREQi Hold Time	70	—	40	—	40	—	ns	
tTED1	TENDi Delay Time 1	—	85	—	70	—	60	ns	
tTED2	TENDi Delay Time 2	—	85	—	70	—	60	ns	
tED1	Enable Delay Time 1	—	100	—	95	—	70	ns	
tED2	Enable Delay Time 2	—	100	—	95	—	70	ns	
PWEH	E Pulse Width (HIGH)	150	—	75	—	65	—	ns	
PWEL	E Pulse Width (LOW)	300	—	180	—	130	—	ns	

Symbol	Item	HD641180X-4 HD643180X-4 HD647180X-4		HD641180X-6 HD643180X-6 HD647180X-6		HD641180X-8L HD643180X-8L HD647180X-8L		unit
		min	max	min	max	min	max	
t_{ER}	Enable Rise Time	—	25	—	20	—	20	ns
t_{EF}	Enable Fall Time	—	25	—	20	—	20	ns
t_{TOD}	Timer Output Delay Time	—	300	—	300	—	200	ns
t_{STDI}	CSI/O Transmit Data Delay Time (Internal Clock Operation)	—	200	—	200	—	200	ns
t_{STDE}	CSI/O Transmit Data Delay Time (External Clock Operation)	—	7.5tcyc + 300	—	7.5tcyc + 300	—	7.5tcyc + 200	ns
t_{SRSI}	CSI/O Receive Data Set-up Time (Internal Clock Operation)	1	—	1	—	1	—	tcyc
t_{SRHI}	CSI/O Receive Data Hold Time (Internal Clock Operation)	1	—	1	—	1	—	tcyc
t_{SRSE}	CSI/O Receive Data Set-up Time (External Clock Operation)	1	—	1	—	1	—	tcyc
t_{SRHE}	CSI/O Receive Data Hold Time (External Clock Operation)	1	—	1	—	1	—	tcyc
t_{RES}	$\overline{\text{RESET}}$ Set-up Time	120	—	120	—	100	—	ns
t_{REH}	$\overline{\text{RESET}}$ Hold Time	80	—	80	—	70	—	ns
t_{OSC}	Oscillator Stabilization Time	—	20	—	20	—	20	ms
t_{EXr}	External Clock Rise Time (EXTAL)	—	25	—	25	—	25	ns
t_{EXf}	External Clock Fall Time (EXTAL)	—	25	—	25	—	25	ns
t_{Rr}	$\overline{\text{RESET}}$ Rise Time	—	50	—	50	—	50	ms
t_{Rf}	$\overline{\text{RESET}}$ Fall Time	—	50	—	50	—	50	ms
t_{Ir}	Input Rise Time (except EXTAL, $\overline{\text{RESET}}$)	—	100	—	100	—	100	ns
t_{If}	Input Fall Time (except EXTAL, $\overline{\text{RESET}}$)	—	100	—	100	—	100	ns
t_{PWD}	Port Data Output Delay Time	—	110	—	90	—	80	ns
t_{PDSU}	Port Data Input Setup Time	80	—	50	—	50	—	ns
t_{PDH}	Port Data Input Hold Time	60	—	40	—	40	—	ns

The HD643180X differs from HD647180X in chip design and manufacturing process. Be careful when using the HD647180X system for the HD643180X since characteristics values are not exactly the same though guaranteed values are identical.





Figure 4. CPU Timing (Opcode Fetch Cycle)
I/O Write Cycle (I/O Read Cycle)
When $\overline{IOC} = 1$





**Figure 5. CPU Timing (INT_0 Acknowledge Cycle,
Refresh Cycle,
Bus Release Mode,
Halt Mode,
Sleep Mode,
System Stop Mode When $\overline{IOC} = 1$)**




Figure 6. CPU Timing ($\overline{\text{IOC}} = 0$)




Figure 7. CPU Timing




Figure 8. DMA Control Signals






Figure 8A. E Clock Timing (Memory Read/Write Cycle, I/O Read/Write Cycle)




Figure 9. E Clock Timing (Bus Release Mode, Sleep Mode, System Stop Mode)




Figure 9A. E Clock Timing (Minimum Timing Example of P_{WEL} and P_{WEH})




Figure 10. Timer Output Timing




Figure 11. SLP Execution Cycle




Figure 12. CSI/O Receive/Transmit Timing




Figure 13. Port Input and Output Timing




Figure 14. External Clock Rise Time and Fall Time




Figure 15. Input Rise Time and Fall Time
(Except EXTAL, $\overline{\text{RESET}}$)




Figure 16. Bus Timing Test Load (TTL Load)




Figure 17. Reference Level (Input)




Figure 18. Reference Level (Output)

■ INSTRUCTION SET

Register

g, g', ww, xx, yy, and zz specify a register to be used. g and g' specify an 8-bit register. ww, xx, yy, and zz specify a 16-bit pair of 8-bit registers. Table 7 shows the correspondence between symbols and registers.

Table 7 Register Specification

g.g'	Reg.	ww	Reg.	xx	Reg.	yy	Reg.	zz	Reg.
000	B	00	BC	00	BC	00	BC	00	BC
001	C	01	DE	01	DE	01	DE	01	DE
010	D	10	HL	10	IX	10	IY	10	HL
011	E	11	SP	11	SP	11	SP	11	AF
100	H								
101	L								
111	A								

Note: H and L suffixed to ww,xx,yy,zz (ex. wwH, IXL) indicate upper and lower 8 bits of the 16-bit register, respectively.

Bit

b specifies a bit to be manipulated in the bit manipulation instruction. Table 8 shows the correspondence between b and bits.

Table 8 Bit Specification

b	Bit
000	0
001	1
010	2
011	3
100	4
101	5
110	6
111	7

Condition

f specifies the condition in program control instructions. Table 9 shows the correspondence between f and conditions.

Table 9 Condition Specification

f	Condition	
000	NZ	non zero
001	Z	zero
010	NC	non carry
011	C	carry
100	PO	parity odd
101	PE	parity even
110	P	sign plus
111	M	sign minus

Restart Address

v specifies a restart address. Table A-4 shows the correspondence between v and restart addresses.

Table 10 Restart Address Specification

v	Address
000	00H
001	08H
010	10H
011	18H
100	20H
101	28H
110	30H
111	38H

Flag

The following symbols show the flag conditions:

- : not affected
- ↑ : affected
- × : undefined
- S : set to 1
- R : reset to 0
- P : parity
- V : overflow

Miscellaneous

()_M : Data in the memory address
()_I : Data in the I/O address
m or n : 8-bit data
mn : 16-bit data
r : 8-bit register
R : 16-bit register
b·()_M : Contents of bit b in the memory address
b·gr : Contents of bit b in the register gr
d or j : 8-bit signed displacement
S : Source addressing mode
D : Destination addressing mode
· : AND operation
+ : OR operation
+ : EXCLUSIVE OR operation
** : Added new instructions to Z80

Instruction Summary

Data Manipulation Instructions

Table 11 Arithmetic and Logical Instructions (8 Bit)

Operation Name	Mnemonics	Opcode	Addressing						Bytes	States	Operation	Flag									
			IMMED	EXT	IND	REG	REGI	IMP				REL	S	Z	H	P/V	N	C			
ADD	ADD g	10 000 g				S		D		1	4	Ar←gr←Ar	1	1	1	V	R	1			
	ADD A.(HL)	10 000 110					S	D		1	6	Ar←(HL) _w ←Ar	1	1	1	V	R	1			
	ADD A.m	11 000 110 (m)	S					D		2	6	Ar←m←Ar	1	1	1	V	R	1			
	ADD A.(IX+d)	11 011 101 10 000 110 (d)			S			D		3	14	Ar←(IX+d) _w ←Ar	1	1	1	V	R	1			
	ADD A.(IY+d)	11 111 101 10 000 110 (d)			S			D		3	14	Ar←(IY+d) _w ←Ar	1	1	1	V	R	1			
ADC	ADC g	10 001 g				S		D		1	4	Ar←gr+c←Ar	1	1	1	V	R	1			
	ADC A.(HL)	10 001 110					S	D		1	6	Ar←(HL) _w +c←Ar	1	1	1	V	R	1			
	ADC A.m	11 001 110 (m)	S					D		2	6	Ar←m+c←Ar	1	1	1	V	R	1			
	ADC A.(IX+d)	11 011 101 10 001 110 (d)			S			D		3	14	Ar←(IX+d) _w +c←Ar	1	1	1	V	R	1			
	ADC A.(IY+d)	11 111 101 10 001 110 (d)			S			D		3	14	Ar←(IY+d) _w +c←Ar	1	1	1	V	R	1			
AND	AND g	10 100 g				S		D		1	4	Ar←gr←Ar	1	1	S	P	R	R			
	AND HL	10 100 110					S	D		1	6	Ar←HL _w ←Ar	1	1	S	P	R	R			
	AND m	11 100 110 (m)	S					D		2	6	Ar←m←Ar	1	1	S	P	R	R			
	AND (IX+d)	11 011 101 10 100 110 (d)			S			D		3	14	Ar←(IX+d) _w ←Ar	1	1	S	P	R	R			
	AND (IY+d)	11 111 101 10 100 110 (d)			S			D		3	14	Ar←(IY+d) _w ←Ar	1	1	S	P	R	R			
Compare	CP g	10 111 g				S		D		1	4	Ar←gr	1	1	1	V	S	1			
	CP (HL)	10 111 110					S	D		1	6	Ar←HL _w	1	1	1	V	S	1			
	CP m	11 111 110 (m)	S					D		2	6	Ar←m	1	1	1	V	S	1			
	CP (IX+d)	11 011 101 10 111 110 (d)			S			D		3	14	Ar←(IX+d) _w	1	1	1	V	S	1			
	CP (IY+d)	11 111 101 10 111 110 (d)			S			D		3	14	Ar←(IY+d) _w	1	1	1	V	S	1			
Complement	CPL	00 101 111						S/D		1	3	Ar←Ar	-	-	S	-	S	-			
DEC	DEC g	00 g 101				S/D				1	4	gr←1←gr	1	1	1	V	S	-			
	DEC (HL)	00 110 101					S/D			1	10	HL _w ←1←(HL) _w	1	1	1	V	S	-			
	DEC (IX+d)	11 011 101 00 110 101 (d)			S/D					3	18	(IX+d) _w ←1←(IX+d) _w	1	1	1	V	S	-			
	DEC (IY+d)	11 111 101 00 110 101 (d)			S/D					3	18	(IY+d) _w ←1←(IY+d) _w	1	1	1	V	S	-			
INC	INC g	00 g 100				S/D				1	4	gr←1←gr	1	1	1	V	R	-			
	INC (HL)	00 110 100					S/D			1	10	(HL) _w ←1←(HL) _w	1	1	1	V	R	-			
	INC (IX+d)	11 011 101 00 110 100 (d)			S/D					3	18	(IX+d) _w ←1←(IX+d) _w	1	1	1	V	R	-			

Table 11 Arithmetic and Logical Instructions (8 Bit) (cont)

Operation Name	Mnemonics	Opcode	Addressing								Bytes	States	Operation	Flag							
			IMMED	EXT	IND	REG	REGI	IMP	REL	7				6	4	2	1	0			
																			S	Z	H
MULT	MLT ww **	11 101 101 01 ww1 100				S/D				2	17	ww1r x ww1r - ww _n		.	.	.	.	.	.		
Negate	NEG	11 101 101 01 000 100						S/D		2	6	0→Ar→Ar		1	1	1	V	S	1		
OR	OR g	10 110 g	S			S		D		1	4	Ar←gr→Ar		1	1	R	P	R	R		
	OR (HL)	10 110 110					S	D		1	6	Ar←(HL) _n →Ar		1	1	R	P	R	R		
	OR m	11 110 110 < m >						D		2	6	Ar←m→Ar		1	1	R	P	R	R		
	OR (IX+d)	11 011 101 10 110 110 < d >			S			D		3	14	Ar←(IX+d) _n →Ar		1	1	R	P	R	R		
	OR (IY+d)	11 111 101 10 110 110 < d >			S			D		3	14	Ar←(IY+d) _n →Ar		1	1	R	P	R	R		
SUB	SUB g	10 010 g	S			S		D		1	4	Ar←gr→Ar		1	1	1	V	S	1		
	SUB (HL)	10 010 110					S	D		1	6	Ar←(HL) _n →Ar		1	1	1	V	S	1		
	SUB m	11 010 110 < m >						D		2	6	Ar←m→Ar		1	1	1	V	S	1		
	SUB (IX+d)	11 011 101 10 010 110 < d >			S			D		3	14	Ar←(IX+d) _n →Ar		1	1	1	V	S	1		
	SUB (IY+d)	11 111 101 10 010 110 < d >			S			D		3	14	Ar←(IY+d) _n →Ar		1	1	1	V	S	1		
SUBC	SBC A _g	10 011 g	S			S		D		1	4	Ar←gr-c→Ar		1	1	1	V	S	1		
	SBC A _(HL)	10 011 110					S	D		1	6	Ar←(HL) _n -c→Ar		1	1	1	V	S	1		
	SBC A _m	11 011 110 < m >						D		2	6	Ar←m-c→Ar		1	1	1	V	S	1		
	SBC A _(IX+d)	11 011 101 10 011 110 < d >			S			D		3	14	Ar←(IX+d) _n -c→Ar		1	1	1	V	S	1		
	SBC A _(IY+d)	11 111 101 10 011 110 < d >			S			D		3	14	Ar←(IY+d) _n -c→Ar		1	1	1	V	S	1		
Test	TST g **	11 101 101 00 g 100	S			S				2	7	Ar←gr		1	1	S	P	R	R		
	TST (HL) **	11 101 101 00 110 100					S			2	10	Ar←(HL) _n		1	1	S	P	R	R		
	TST m **	11 101 101 01 100 100 < m >								3	9	Ar←m		1	1	S	P	R	R		
XOR	XOR g	10 101 g	S			S		D		1	4	Ar←gr→Ar		1	1	R	P	R	R		
	XOR (HL)	10 101 110					S	D		1	6	Ar←(HL) _n →Ar		1	1	R	P	R	R		
	XOR m	11 101 110 < m >						D		2	6	Ar←m→Ar		1	1	R	P	R	R		
	XOR (IX+d)	11 011 101 10 101 110 < d >			S			D		3	14	Ar←(IX+d) _n →Ar		1	1	R	P	R	R		
	XOR (IY+d)	11 111 101 10 101 110 < d >			S			D		3	14	Ar←(IY+d) _n →Ar		1	1	R	P	R	R		

Table 12 Rotate and Shift Instructions

Operation Name	Mnemonics	Opcode	Addressing							Bytes	States	Operation	Flag						
			IMMED	EXT	IND	REG	REGI	IMP	REL				7	6	4	2	1	0	
																			S
Rotate and Shift Data	RLA	00 010 111						S/D		1	3		.	.	R	.	R	1	
	RL g	11 001 011					S/D			2	7		1	1	R	P	R	1	
	RL (HL)	00 010 g						S/D		2	13		1	1	R	P	R	1	
	RL (IX+d)	00 010 110					S/D			4	19		1	1	R	P	R	1	
		11 011 101																	
		11 001 011																	
		< d >																	
	RL (IY+d)	00 010 110					S/D			4	19		1	1	R	P	R	1	
		11 111 101																	
		11 001 011																	
		< d >																	
	RLCA	00 000 111					S/D		S/D	1	3		.	.	R	.	R	1	
	RLC g	11 001 011						S/D		2	7		1	1	R	P	R	1	
	RLC (HL)	00 000 g							S/D	2	13		1	1	R	P	R	1	
		11 001 011																	
	RLC (IX+d)	00 000 110					S/D			4	19		1	1	R	P	R	1	
		11 011 101																	
		11 001 011																	
		< d >																	
	RLC (IY+d)	00 000 110					S/D			4	19		1	1	R	P	R	1	
		11 111 101																	
		11 001 011																	
		< d >																	
	RLD	00 000 110							S/D	2	16		1	1	R	P	R	.	
		11 101 101																	
	RRA	01 101 111								S/D	1	3		.	.	R	.	R	1
	RR g	00 011 111					S/D			2	7		1	1	R	P	R	1	
		11 001 011																	
	RR (HL)	00 011 g							S/D	2	13		1	1	R	P	R	1	
		11 001 011																	
RR (IX+d)	00 011 110					S/D			4	19		1	1	R	P	R	1		
	11 011 101																		
	11 001 011																		
	< d >																		
RR (IY+d)	00 011 110					S/D			4	19		1	1	R	P	R	1		
	11 111 101																		
	11 001 011																		
	< d >																		
RRCA	00 011 110							S/D	1	3		.	.	R	.	R	1		
RRC g	00 001 111					S/D			2	7		1	1	R	P	R	1		
	11 001 011																		
RRC (HL)	00 001 g							S/D	2	13		1	1	R	P	R	1		
	11 001 011																		
RRC (IX+d)	00 001 110					S/D			4	19		1	1	R	P	R	1		
	11 011 101																		
	11 001 011																		
	< d >																		
RRC (IY+d)	00 001 110					S/D			4	19		1	1	R	P	R	1		
	11 111 101																		
	11 001 011																		
	< d >																		
	00 001 110																		

(continued)

Table 12 Rotate and Shift Instructions (cont)




Operation Name	Mnemonics	Opcode	Addressing							Bytes	States	Operation	Flag					
			IMMED	EXT	IND	REG	REGI	IMP	REL				7	6	4	2	1	0
Rotate and Shift Data	RRD	11 101 101 01 100 111 11 001 011					S/D			2	16		1	1	R	P	R	-
	SLA g	00 100 g 11 001 011					S/D			2	7		1	1	R	P	R	1
	SLA (HL)	00 100 110 11 001 011					S/D			2	13		1	1	R	P	R	1
	SLA (IX+d)	11 011 101 11 001 011 < d >				S/D				4	19		1	1	R	P	R	1
	SLA (IY+d)	00 100 110 11 111 101 11 001 011 < d >				S/D				4	19		1	1	R	P	R	1
	SRA g	00 100 110 11 001 011 00 101 g					S/D			2	7		1	1	R	P	R	1
	SRA (HL)	11 001 011 00 101 110					S/D			2	13		1	1	R	P	R	1
	SRA (IX+d)	11 011 101 11 001 011 < d >				S/D				4	19		1	1	R	P	R	1
	SRA (IY+d)	00 101 110 11 111 101 11 001 011 < d >				S/D				4	19		1	1	R	P	R	1
	SRL g	00 101 110 11 001 011 00 111 g					S/D			2	7		1	1	R	P	R	1
	SRL (HL)	11 001 011 00 111 110					S/D			2	3		1	1	R	P	R	1
	SRL (IX+d)	11 011 101 11 001 011 < d >				S/D				4	19		1	1	R	P	R	1
	SRL (IY+d)	00 111 110 11 111 101 11 001 011 < d >				S/D				4	19		1	1	R	P	R	1

Table 13 Bit Manipulation Instructions

Operation Name		Mnemonics	Opcode	Addressing							Bytes	States	Operation	Flag					
				IMMED	EXT	IND	REG	REGI	IMP	REL				7	6	4	2	1	0
														S	Z	H	P/V	N	C
Bit Set	SET b,g	11 001 011 11 b g				S/D				2	7	1→b·gr	.	.	.	.	.	.	
	SET b,(HL)	11 001 011 11 b 110					S/D			2	13	1→b·(HL) _w	.	.	.	.	.	.	
	SET b,(IX+d)	11 011 101 11 001 011 < d >			S/D					4	19	1→b·(IX+d) _w	.	.	.	.	.	.	
	SET b,(IY+d)	11 b 110 11 111 101 11 001 011 < d >			S/D					4	19	1→b·(IY+d) _w	.	.	.	.	.	.	
		11 b 110												.	.	.	.	.	.
Bit Reset	RES b,g	11 001 011 10 b g				S/D				2	7	0→b·gr	.	.	.	.	.	.	
	RES b,(HL)	11 001 011 10 b 110					S/D			2	13	0→b·(HL) _w	.	.	.	.	.	.	
	RES b,(IX+d)	11 011 101 11 001 011 < d >			S/D					4	19	0→b·(IX+d) _w	.	.	.	.	.	.	
	RES b,(IY+d)	10 b 110 11 111 101 11 001 011 < d >			S/D					4	19	0→b·(IY+d) _w	.	.	.	.	.	.	
		10 b 110												.	.	.	.	.	.
Bit Test	BIT b,g	11 001 011 01 b g				S				2	6	b·gr→z	X	.	S	X	R	.	
	BIT b,(HL)	11 001 011 01 b 110					S			2	9	b·(HL) _w →z	X	.	S	X	R	.	
	BIT b,(IX+d)	11 011 101 11 001 011 < d >			S					4	15	b·(IX+d) _w →z	X	.	S	X	R	.	
	BIT b,(IY+d)	01 b 110 11 111 101 11 001 011 < d >			S					4	15	b·(IY+d) _w →z	X	.	S	X	R	.	
		01 b 110												.	.	.	.	.	.

Table 14 Arithmetic Instructions (16 Bit)

Operation Name	Mnemonics	Opcode	Addressing								Bytes	States	Operation	Flag							
			IMMED	EXT	IND	REG	REGI	IMP	REL	7				6	4	2	1	0			
																			S	Z	H
ADD	ADD HL,ww	00 ww1 001				S		D		1	7	$HL_s + ww_s \rightarrow HL_s$	.	.	X	.	R	1			
	ADD IX,xx	11 011 101				S		D		2	10	$IX_s + xx_s \rightarrow IX_s$	.	.	X	.	R	1			
		00 xx1 001																			
	ADD IY,yy	11 111 101				S		D		2	10	$IY_s + yy_s \rightarrow IY_s$	.	.	X	.	R	1			
		00 yy1 001																			
ADC	ADC HL,ww	11 101 101 01 ww1 010				S		D		2	10	$HL_s + ww_s + C \rightarrow HL_s$	1	1	X	V	R	1			
DEC	DEC ww	00 ww1 011				S/D				1	4	$ww_s - 1 \rightarrow ww_s$	.	.	.	.	.	.			
	DEC IX	11 011 101						S/D		2	7	$IX_s - 1 \rightarrow IX_s$	.	.	.	.	.	.			
		00 101 011																			
	DEC IY	11 111 101						S/D		2	7	$IY_s - 1 \rightarrow IY_s$	.	.	.	.	.	.			
		00 101 011																			
INC	INC ww	00 ww0 011				S/D				1	4	$ww_s + 1 \rightarrow ww_s$	.	.	.	.	.	.			
	INC IX	11 011 101						S/D		2	7	$IX_s + 1 \rightarrow IX_s$	.	.	.	.	.	.			
		00 100 011																			
	INC IY	11 111 101						S/D		2	7	$IY_s + 1 \rightarrow IY_s$	.	.	.	.	.	.			
		00 100 011																			
SBC	SBC HL,ww	11 101 101 01 ww0 010				S		D		2	10	$HL_s - ww_s - C \rightarrow HL_s$	1	1	X	V	S	1			



Data Transfer Instructions

Table 15 8-Bit Load

Operation Name	Mnemonics	Opcode	Addressing							Bytes	States	Operation	Flag					
			IMMED	EXT	IND	REG	REGI	RMP	REL				S	Z	H	P/V	N	C
Load 8-Bit Data	LD A,I	11 101 101 01 010 111						S/D		2	6	Ir→Ar	1	1	R	IEF	R	
	LD A,R	11 101 101 01 011 111						S/D		2	6	Rr→Ar	1	1	R	IEF	R	
	LD A,(BC)	00 001 010					S	D		1	6	(BC) _n →Ar (Note 1)						
	LD A,(DE)	00 011 010					S	D		1	6	(DE) _n →Ar						
	LD A,(mm)	00 111 010 < n > < m >		S				D		3	12	(mm) _n →Ar						
	LD I,A	11 101 101 01 000 111						S/D		2	6	Ar→Ir						
	LD R,A	11 101 101 01 001 111						S/D		2	6	Ar→Rr						
	LD (BC),A	00 000 010					D	S		1	7	Ar→(BC) _n						
	LD (DE),A	00 010 010					D	S		1	7	Ar→(DE) _n						
	LD (mm),A	00 110 010 < n > < m >		D				S		3	13	Ar→(mm) _n						
	LD g,g'	01 g g'					S/D			1	4	gr'→gr						
	LD g,(HL)	01 g 110					D	S		1	6	(HL) _n →gr						
	LD g,m	00 g 110 < m >	S				D			2	6	m→gr						
	LD g,(IX+d)	11 011 101 01 g 110 < d >			S	D				3	14	(IX+d) _n →gr						
	LD g,(IY+d)	11 111 101 01 g 110 < d >			S	D				3	14	(IY+d) _n →gr						
	LD (HL),m	00 110 110 < m >	S				D			2	9	m→(HL) _n						
	LD (IX+d),m	11 011 101 00 110 110 < d > < m >	S		D					4	15	m→(IX+d) _n						
	LD (IY+d),m	11 111 101 00 110 110 < d > < m >	S		D					4	15	m→(IY+d) _n						
	LD (HL),g	01 110 g				S	D			1	7	gr→(HL) _n						
	LD (IX+d),g	11 011 101 01 110 g < d >			D	S				3	15	gr→(IX+d) _n						
	LD (IY+d),g	11 111 101 01 110 g < d >			D	S				3	15	gr→(IY+d) _n						

Note: 1 Interrupts are not sampled at the end of LD A, I or LD A, R.

Table 16 16-Bit Load

Operation Name	Mnemonics	Opcode	Addressing							Bytes	States	Operation	Flag					
			IMMED	EXT	IND	REG	REGI	IMP	REL				7	6	4	2	1	0
Load 16-Bit Data	LD ww,nn	00 ww0 001 < n > < m >	S			D				3	9	nn→ww _n	.	.	.	.	.	.
	LD IX,nn	11 011 101 00 100 001 < n > < m >	S					D		4	12	nn→IX _n	.	.	.	.	.	.
	LD IY,nn	11 111 101 00 100 001 < n > < m >	S					D		4	12	nn→IY _n	.	.	.	.	.	.
	LD SP,HL	11 111 001						S/D		1	4	HL _n →SP _n	.	.	.	.	.	.
	LD SP,IX	11 011 101						S/D		2	7	IX _n →SP _n	.	.	.	.	.	.
	LD SP,IY	11 111 001 11 111 101						S/D		2	7	IY _n →SP _n	.	.	.	.	.	.
	LD ww,(nn)	11 101 101 01 ww1 011 < n > < m >		S		D				4	18	(nn+1) _n →wwHr (nn) _n →wwLr	.	.	.	.	.	.
	LD HL,(nn)	00 101 010 < n > < m >		S				D		3	15	(nn+1) _n →Hr (nn) _n →Lr	.	.	.	.	.	.
	LD IX,(nn)	11 011 101 00 101 010 < n > < m >		S				D		4	18	(nn+1) _n →IXHr (nn) _n →IXLr	.	.	.	.	.	.
	LD IY,(nn)	11 111 101 00 101 010 < n > < m >		S				D		4	18	(nn+1) _n →IYHr (nn) _n →IYLr	.	.	.	.	.	.
	LD (nn),ww	11 101 101 01 ww0 011 < n > < m >		D		S				4	19	wwHr→(nn+1) _n wwLr→(nn) _n	.	.	.	.	.	.
	LD (nn),HL	00 100 010 < n > < m >		D				S		3	16	Hr→(nn+1) _n Lr→(nn) _n	.	.	.	.	.	.
	LD (nn),IX	11 011 101 00 100 010 < n > < m >		D				S		4	19	IXHr→(nn+1) _n IXLr→(nn) _n	.	.	.	.	.	.
	LD (nn),IY	11 111 101 00 100 010 < n > < m >		D				S		4	19	IYHr→(nn+1) _n IYLr→(nn) _n	.	.	.	.	.	.

Table 17 Block Transfer

Operation Name	Mnemonics	Opcode	Addressing							Bytes	States	Operation	Flag							
			IMMED	EXT	IND	REG	REGI	IMP	REL				7	6	4	2	1	0		
													S	Z	H	P/V	N	C		
Block Transfer Search Data	CPD	11 101 101					S	S		2	12	Ar ← (HL) _n	1	1	1	1	S			
		10 101 001										BC _n - 1 → BC _n								
	CPDR	11 101 101					S	S		2	14	HL _n - 1 → HL _n								
		10 111 001										BC _n = 0 or Ar = (HL) _n	1	1	1	1	S			
												BC _n = 0 or Ar = (HL) _n								
												Ar ← (HL) _n								
	CPI	11 101 101					S	S		2	12	Ar ← (HL) _n								
		10 100 001										BC _n - 1 → BC _n								
	CPIR	11 101 101						S	S		2	14	HL _n + 1 → HL _n							
		10 110 001										BC _n = 0 or Ar = (HL) _n	1	1	1	1	S			
													Ar ← (HL) _n							
													Q BC _n - 1 → BC _n							
	LDD	11 101 101							S/D		2	12	HL _n + 1 → HL _n							
		10 101 000										Repeat Q until								
												Ar = (HL) _n or BC _n = 0								
												(HL) _n → (DE) _n								
	LDDx	11 101 101							S/D		2	14 (BC _n ≠ 0)	BC _n - 1 → BC _n							
		10 111 000										12 (BC _n = 0)	Q DE _n - 1 → DE _n							
													HL _n - 1 → HL _n							
													Repeat Q until							
	LDI	11 101 101							S/D		2	12	BC _n = 0							
		10 100 000											(HL) _n → (DE) _n							
		LDIR	11 101 101							S/D		2	14 (BC _n ≠ 0)	BC _n - 1 → BC _n						
			10 110 000										12 (BC _n = 0)	Q DE _n + 1 → DE _n						
												HL _n + 1 → HL _n								
												Repeat Q until								
												BC _n = 0								
												(HL) _n → (DE) _n								

Note: 2 P/V = 0: BC_R - 1 = 0P/V = 1: BC_R - 1 ≠ 03 Z = 1: Ar = (HL)_MZ = 0: Ar ≠ (HL)_M

Table 18 Stack and Exchange

Operation Name	Mnemonics	Opcode	Addressing								Bytes	States	Operation	Flag							
			IMMED	EXT	IND	REG	REGI	IMP	REL	S				Z	H	P/V	N	C			
PUSH	PUSH zz	11 zz0 101				S			D		1	11	zzLr←(SP-2) _w zzHr←(SP-1) _w SP _s +2→SP _s								
	PUSH IX	11 011 101 11 100 101							S/D		2	14	IXLr←(SP-2) _w IXHr←(SP-1) _w SP _s +2→SP _s								
	PUSH IY	11 111 101 11 100 101							S/D		2	14	IYLr←(SP-2) _w IYHr←(SP-1) _w SP _s +2→SP _s								
POP	POP zz	11 zz0 001				D			S		1	9	(SP+1) _w ←zzHr (SP) _w ←zzLr SP _s +2→SP _s	4							
	POP IX	11 011 101 11 100 001							S/D		2	12	(SP+1) _w ←IXHr (SP) _w ←IXLr SP _s +2→SP _s								
	POP IY	11 111 101 11 100 001							S/D		2	12	(SP+1) _w ←IYHr (SP) _w ←IYLr SP _s +2→SP _s								
Exchange	EX AF,AF	00 001 000							S/D		1	4	AF _s ←AF _s								
	EX DE,HL	11 101 011							S/D		1	3	DE _s ←HL _s								
	EXX	11 011 001							S/D		1	3	BC _s ←BC _s DE _s ←DE _s HL _s ←HL _s								
	EX (SP),HL	11 100 011							S/D		1	16	Hr←(SP) _w Lr←(SP) _w								
	EX (SP),IX	11 011 101 11 100 011							S/D		2	19	IXHr←(SP+1) _w IXLr←(SP) _w								
	EX (SP),IY	11 111 101 11 100 011							S/D		2	19	IYHr←(SP+1) _w IYLr←(SP) _w								

Note: 4 In the case of POP AF, Flag is written a current contents of the stack.

Program Control Instructions

Table 19 Program Control

Operation Name	Mnemonics	Opcode	Addressing								Bytes	States	Operation	Flag							
			IMMED	EXT	IND	REG	REGI	IMP	REL	7				6	4	2	1	0			
																			S	Z	H
Call	CALL m	11 001 101 (n) (m)		D							3	16	PCHr $\rightarrow$ (SP-1) _m PCLr $\rightarrow$ (SP-2) _m m $\rightarrow$ PC _n SP _n -2 $\rightarrow$ SP _n	.	.	.	.	.	.		
	CALL f,m	11 f 100 (n) (m)		D							3	6 (f: false) 16 (f: true)	continue: f is false CALL m: f is true	.	.	.	.	.	.		
Jump	DJNZ j	00 010 000 (j2)							D		2 2	9 (Br $\neq$ 0) 7 (Br=0)	Br-1 $\rightarrow$ Br continue: Br=0 PC _n +j $\rightarrow$ PC _n : Br $\neq$ 0	.	.	.	.	.	.		
	JP f,m	11 f 010 (n) (m)		D							3 3	6 (f: false) 9 (f: true)	m $\rightarrow$ PC _n : f is true continue: f is false	.	.	.	.	.	.		
	JP m	11 000 011 (n) (m)		D							3	9	m $\rightarrow$ PC _n	.	.	.	.	.	.		
	JP (HL)	11 101 001					D				1	3	HL _n $\rightarrow$ PC _n	.	.	.	.	.	.		
	JP (IX)	11 011 101					D				2	6	IX _n $\rightarrow$ PC _n	.	.	.	.	.	.		
	JP (IY)	11 111 101					D				2	6	IY _n $\rightarrow$ PC _n	.	.	.	.	.	.		
	JR j	00 011 000 (j2)							D		2	8	PC _n +j $\rightarrow$ PC _n	.	.	.	.	.	.		
	JR C,j	00 111 000 (j2)							D		2 2	6 8	continue: C=0 PC _n +j $\rightarrow$ PC _n : C=1	.	.	.	.	.	.		
	JR NC,j	00 110 000 (j2)							D		2 2	6 8	continue: C=1 PC _n +j $\rightarrow$ PC _n : C=0	.	.	.	.	.	.		
	JR Z,j	00 101 000 (j2)							D		2 2	6 8	continue: Z=0 PC _n +j $\rightarrow$ PC _n : Z=1	.	.	.	.	.	.		
	JR NZ,j	00 100 000 (j2)							D		2 2	6 8	continue: Z=1 PC _n +j $\rightarrow$ PC _n : Z=0	.	.	.	.	.	.		
	Return	RET	11 001 001						D			1	9	(SP) _n $\rightarrow$ PCLr (SP+1) _n $\rightarrow$ PCHr SP _n +2 $\rightarrow$ SP _n	.	.	.	.	.	.	
RET f		11 f 000							D		1 1	5 (f: false) 10 (f: true)	continue: f is false RET: f is true	.	.	.	.	.	.		
RETI		11 101 101 01 001 101						D			2	22	(SP) _n $\rightarrow$ PCLr (SP+1) _n $\rightarrow$ PCHr SP _n +2 $\rightarrow$ SP _n	.	.	.	.	.	.		
RETN		11 101 101 01 000 101						D			2	12	(SP) _n $\rightarrow$ PCLr (SP+1) _n $\rightarrow$ PCHr SP _n +2 $\rightarrow$ SP _n IEF _n $\rightarrow$ IEF ₁	.	.	.	.	.	.		
Restart	RST v	11 v 111							D		1	11	PCHr $\rightarrow$ (SP-1) _n PCLr $\rightarrow$ (SP-2) _n 0 $\rightarrow$ PCHr v $\rightarrow$ PCLr SP _n -2 $\rightarrow$ SP _n	.	.	.	.	.	.		

I/O Instructions

Table 20 I/O

Operation Name	Mnemonics	Opcode	Addressing								Bytes	States	Operation	Flag							
			IMMED	EXT	IND	REG	REGI	IMP	I/O	S				Z	H	P/V	N	C			
Input	IN A _n (m)	11 011 011 < m >							D	S	2	9	(Am) ₁ →Ar m→A _n ~A ₁ Ar→A _n ~A ₁₃ (BC) ₁ →gr g=110 Only the flags will change Cr→A _n ~A ₁ Br→A _n ~A ₁₃ (00m) ₁ →gr g=110 Only the flags will change								
	IN g.(C)	11 101 101 01 g 000				D				S	2	9			1	1	R	P	R		
	IN0 g.(m) **	11 101 101 00 g 000 < m >				D				S	3	12			1	1	R	P	R		
	IND	11 101 101 10 101 010					D			S	2	12				5			6		
														X	1	X	X	1	X		
	INDR	11 101 101 10 111 010					D			S	2	14(Br≠0) 12(Br=0)			X	S	X	X	1	X	
	INI	11 101 101 10 100 010					D			S	2	12			X	1	X	X	1	X	
	INIR	11 101 101 10 110 010					D			S	2	14(Br≠0) 12(Br=0)			X	S	X	X	1	X	

Note: 5 Z = 1: Br-1 = 0

Z = 0: Br-1 ≠ 0

6 N = 1: MSB of Data = 1

N = 0: MSB of Data = 0

(continued)

Table 20 I/O (cont)

Operation Name	Mnemonics	Opcode	Addressing							Bytes	States	Operation	Flag								
			IMMED	EXT	IND	REG	REGI	IMP	I/O				7	6	4	2	1	0			
																			S	Z	H
Output	OUT (m).A	11 010 011 (m)						S	D	2	10	Ar→(Am), m→Ar ₀ ~Ar ₇ Ar→Ar ₀ ~Ar ₁₅									
	OUT (C).g	11 101 101 01 g 001				S			D	2	10	gr→(BC), Cr→Ar ₀ ~Ar ₇ Br→Ar ₀ ~Ar ₁₅									
	OUT0 (m).g **	11 101 101 00 g 001 (m)				S			D	3	13	gr→(00m), m→Ar ₀ ~Ar ₇ 00→Ar ₀ ~Ar ₁₅									
	OTDM **	11 101 101 10 001 011					S		D	2	14	(HL) _a →(00C), HL _a -1→HL _a Cr-1→Cr Br-1→Br Cr→Ar ₀ ~Ar ₇ 00→Ar ₀ ~Ar ₁₅									
	OTDMR **	11 101 101 10 011 011					S		D	2	16(Br≠0) 14(Br=0)	(HL) _a →(00C), Q HL _a -1→HL _a Cr-1→Cr Br-1→Br Repeat Q until Br=0 Cr→Ar ₀ ~Ar ₇ 00→Ar ₀ ~Ar ₁₅	R	S	R	S	1	R			
	OTDR	11 101 101 10 111 011					S		D	2	14(Br≠0) 12(Br=0)	(HL) _a →(BC), Q HL _a -1→HL _a Br-1→Br Repeat Q until Br=0 Cr→Ar ₀ ~Ar ₇ Br→Ar ₀ ~Ar ₁₅	X	S	X	X	1	X			
	OUTI	11 101 101 10 100 011					S		D	2	12	(HL) _a →(BC), HL _a +1→HL _a Br-1→Br Cr→Ar ₀ ~Ar ₇ Br→Ar ₀ ~Ar ₁₅									
	OTIR	11 101 101 10 110 011					S		D	2	14(Br≠0) 12(Br=0)	(HL) _a →(BC), Q HL _a +1→HL _a Br-1→Br Repeat Q until Br=0 Cr→Ar ₀ ~Ar ₇ Br→Ar ₀ ~Ar ₁₅	X	S	X	X	1	X			
	TSTIO m **	11 101 101 01 110 100 (m)	S						S	3	12	(00C), m Cr→Ar ₀ ~Ar ₇ 00→Ar ₀ ~Ar ₁₅	1	1	S	P	R	R			
	OTIM **	11 101 101 10 000 011						S		D	2	14	(HL) _a →(00C), HL _a +1→HL _a Cr+1→Cr Br-1→Br Cr→Ar ₀ ~Ar ₇ 00→Ar ₀ ~Ar ₁₅								
	OTIMR **	11 101 101 10 010 011						S		D	2	16(Br≠0) 14(Br=0)	(HL) _a →(00C), Q HL _a +1→HL _a Cr+1→Cr Br-1→Br Repeat Q until Br=0 Cr→Ar ₀ ~Ar ₇ 00→Ar ₀ ~Ar ₁₅	R	S	R	S	1	R		
	OUTD	11 101 101 10 101 011						S		D	2	12	(HL) _a →(BC), HL _a -1→HL _a Br-1→Br Cr→Ar ₀ ~Ar ₇ Br→Ar ₀ ~Ar ₁₅								

Note: 5 Z = 1: Br-1 = 0

Z = 0: Br-1 ≠ 0

6 N = 1: MSB of Data = 1

N = 0: MSB of Data = 0



Special Control Instructions

Table 21 Special Control

Operation Name	Mnemonics	Opcode	Addressing								Bytes	States	Operation	Flag						
			IMMED	EXT	IND	REG	REGI	IMP	REL	7				6	4	2	1	0		
																			S	Z
Special Function	DAA	00 100 111						S/D			1	4	Decimal Adjust Accumulator	1	1	1	P	1	1	
Carry Control	CCF	00 111 111									1	3	C←C	·	·	R	·	R	1	
	SCF	00 110 111									1	3	1←C	·	·	R	·	R	S	
CPU Control	DI	11 110 011									1	3	0←IEF ₁ , 0←IEF ₂	7	·	·	·	·	·	
	EI	11 111 011									1	3	1←IEF ₁ , 1←IEF ₂	7	·	·	·	·	·	
	HALT	01 110 110									1	3	CPU halted	·	·	·	·	·	·	
	IM 0	11 101 101									2	6	Interrupt mode 0	·	·	·	·	·	·	
		01 000 110																		
	IM 1	11 101 101									2	6	Interrupt mode 1	·	·	·	·	·	·	
		01 010 110																		
	IM 2	11 101 101									2	6	Interrupt mode 2	·	·	·	·	·	·	
		01 011 110																		
	NOP	00 000 000									1	3	No operation	·	·	·	·	·	·	
	SLP **	11 101 101									2	8	Sleep	·	·	·	·	·	·	
		01 110 110																		

Note: 7 Interrupts are not sampled at the end of DI or EI.

■ INSTRUCTION SUMMARY IN ALPHABETICAL ORDER

MNEMONICS	Bytes	Machine Cycles	States
ADC A,m	2	2	6
ADC A,g	1	2	4
ADC A, (HL)	1	2	6
ADC A, (IX+d)	3	6	14
ADC A, (IY+d)	3	6	14
ADD A,m	2	2	6
ADD A,g	1	2	4
ADD A, (HL)	1	2	6
ADD A, (IX+d)	3	6	14
ADD A, (IY+d)	3	6	14
ADC HL,ww	2	6	10
ADD HL,ww	1	5	7
ADD IX,xx	2	6	10
ADD IY,yy	2	6	10
AND m	2	2	6
AND g	1	2	4
AND (HL)	1	2	6
AND (IX+d)	3	6	14
AND (IY+d)	3	6	14
BIT b, (HL)	2	3	9
BIT b, (IX+d)	4	5	15
BIT b, (IY+d)	4	5	15
BIT b,g	2	2	6
CALL f,mn	3	2	6
			(If condition is false)
	3	6	16
			(If condition is true)

(continued)

Note ** : New instructions added to Z80

MNEMONICS	Bytes	Machine Cycles	States
CALL mn	3	6	16
CCF	1	1	3
CPD	2	6	12
CPDR	2	8	14
			(If $BC_R \neq 0$ and $Ar \neq (HL)_M$)
	2	6	12
			(If $BC_R = 0$ or $Ar = (HL)_M$)
CP (HL)	1	2	6
CPI	2	6	12
CPIR	2	8	14
			(If $BC_R \neq 0$ and $Ar \neq (HL)_M$)
	2	6	12
			(If $BC_R = 0$ or $Ar = (HL)_M$)
CP (IX + d)	3	6	14
CP (IY + d)	3	6	14
CPL	1	1	3
CP m	2	2	6
CP g	1	2	4
DAA	1	2	4
DEC (HL)	1	4	10
DEC IX	2	3	7
DEC IY	2	3	7
DEC (IX + d)	3	8	18
DEC (IY + d)	3	8	18
DEC g	1	2	4
DEC ww	1	2	4
DI	1	1	3

(continued)



MNEMONICS	Bytes	Machine Cycles	States
DJNZ j	2	5	9 (If Br≠0)
	2	3	7 (If Br=0)
EI	1	1	3
EX AF,AF'	1	2	4
EX DE,HL	1	1	3
EX (SP),HL	1	6	16
EX (SP),IX	2	7	19
EX (SP),IY	2	7	19
EXX	1	1	3
HALT	1	1	3
IM 0	2	2	6
IM 1	2	2	6
IM 2	2	2	6
INC g	1	2	4
INC (HL)	1	4	10
INC (IX+d)	3	8	18
INC (IY+d)	3	8	18
INC ww	1	2	4
INC IX	2	3	7
INC IY	2	3	7
IN A,(m)	2	3	9
IN g,(C)	2	3	9
INI	2	4	12
INIR	2	6	14 (If Br≠0)
	2	4	12 (If Br=0)
IND	2	4	12
INDR	2	6	14 (If Br≠0)

(continued)

MNEMONICS	Bytes	Machine Cycles	States
INDR	2	4	12 (If Br= 0)
INO g,(m)**	3	4	12
JP f,mn	3	2	6
			(If f is false)
	3	3	9
			(If f is true)
JP (HL)	1	1	3
JP (IX)	2	2	6
JP (IY)	2	2	6
JP mn	3	3	9
JR j	2	4	8
JR C,j	2	2	6
			(If condition is false)
	2	4	8
			(If condition is true)
JR NC,j	2	2	6
			(If condition is false)
	2	4	8
			(If condition is true)
JR Z,j	2	2	6
			(If condition is false)
	2	4	8
			(If condition is true)
JR NZ,j	2	2	6
			(If condition is false)
	2	4	8
			(If condition is true)

(continued)



MNEMONICS	Bytes	Machine Cycles	States
LD A, (BC)	1	2	6
LD A, (DE)	1	2	6
LD A,I	2	2	6
LD A, (mn)	3	4	12
LD A,R	2	2	6
LD (BC),A	1	3	7
LDD	2	4	12
LD (DE),A	1	3	7
LD ww,mn	3	3	9
LD ww,(mn)	4	6	18
LDDR	2	6	14 (If $BC_R \neq 0$)
	2	4	12 (If $BC_R = 0$)
LD (HL),m	2	3	9
LD HL,(mn)	3	5	15
LD (HL),g	1	3	7
LDI	2	4	12
LD I,A	2	2	6
LDIR	2	6	14 (If $BC_R \neq 0$)
	2	4	12 (If $BC_R = 0$)
LD IX,mn	4	4	12
LD IX,(mn)	4	6	18
LD (IX+d),m	4	5	15
LD (IX+d),g	3	7	15
LD IY,mn	4	4	12
LD IY,(mn)	4	6	18
LD (IY+d),m	4	5	15
LD (IY+d),g	3	7	15

(continued)

MNEMONICS	Bytes	Machine Cycles	States
LD (mn),A	3	5	13
LD (mn),ww	4	7	19
LD (mn),HL	3	6	16
LD (mn),IX	4	7	19
LD (mn),IY	4	7	19
LD R,A	2	2	6
LD g,(HL)	1	2	6
LD g,(IX+d)	3	6	14
LD g,(IY+d)	3	6	14
LD g,m	2	2	6
LD g,g'	1	2	4
LD SP,HL	1	2	4
LD SP,IX	2	3	7
LD SP,IY	2	3	7
MLT ww**	2	13	17
NEG	2	2	6
NOP	1	1	3
OR (HL)	1	2	6
OR (IX+d)	3	6	14
OR (IY+d)	3	6	14
OR m	2	2	6
OR g	1	2	4
OTDM**	2	6	14
OTDMR**	2	8	16 (If Br≠0)
	2	6	14 (If Br=0)
OTDR	2	6	14 (If Br≠0)
	2	4	12 (If Br=0)

(continued)



MNEMONICS	Bytes	Machine Cycles	States
OTIM**	2	6	14
OTIMR**	2	8	16 (If Br≠0)
	2	6	14 (If Br=0)
OTIR	2	6	14 (If Br≠0)
	2	4	12 (If Br=0)
OUTD	2	4	12
OUTI	2	4	12
OUT (m),A	2	4	10
OUT (C),g	2	4	10
OUTO (m),g**	3	5	13
POP IX	2	4	12
POP IY	2	4	12
POP zz	1	3	9
PUSH IX	2	6	14
PUSH IY	2	6	14
PUSH zz	1	5	11
RES b,(HL)	2	5	13
RES b,(IX+d)	4	7	19
RES b,(IY+d)	4	7	19
RES b,g	2	3	7
RET	1	3	9
RET f	1	3	5
			(If condition is false)
	1	4	10
			(If condition is true)
RETI	2	10	22
RETN	2	4	12

(continued)

MNEMONICS	Bytes	Machine Cycles	States
RLA	1	1	3
RLCA	1	1	3
RLC (HL)	2	5	13
RLC (IX+d)	4	7	19
RLC (IY+d)	4	7	19
RLC g	2	3	7
RLD	2	8	16
RL (HL)	2	5	13
RL (IX+d)	4	7	19
RL (IY+d)	4	7	19
RL g	2	3	7
RRA	1	1	3
RRCA	1	1	3
RRC (HL)	2	5	13
RRC (IX+d)	4	7	19
RRC (IY+d)	4	7	19
RRC g	2	3	7
RRD	2	8	16
RR (HL)	2	5	13
RR (IX+d)	4	7	19
RR (IY+d)	4	7	19
RR g	2	3	7
RST v	1	5	11
SBC A, (HL)	1	2	6
SBC A, (IX+d)	3	6	14
SBC A, (IY+d)	3	6	14
SBC A,m	2	2	6

(continued)



MNEMONICS	Bytes	Machine Cycles	States
SBC A,g	1	2	4
SBC HL,ww	2	6	10
SCF	1	1	3
SET b,(HL)	2	5	13
SET b,(IX+d)	4	7	19
SET b,(IY+d)	4	7	19
SET b,g	2	3	7
SLA (HL)	2	5	13
SLA (IX+d)	4	7	19
SLA (IY+d)	4	7	19
SLA g	2	3	7
SLP**	2	2	8
SRA (HL)	2	5	13
SRA (IX+d)	4	7	19
SRA (IY+d)	4	7	19
SRA g	2	3	7
SRL (HL)	2	5	13
SRL (IX+d)	4	7	19
SRL (IY+d)	4	7	19
SRL g	2	3	7
SUB (HL)	1	2	6
SUB (IX+d)	3	6	14
SUB (IY+d)	3	6	14
SUB m	2	2	6
SUB g	1	2	4
**TSTIO m	3	4	12
**TST g	2	3	7

(continued)

MNEMONICS	Bytes	Machine Cycles	States
TST m**	3	3	9
TST (HL)**	2	4	10
XOR (HL)	1	2	6
XOR (IX + d)	3	6	14
XOR (IY + d)	3	6	14
XOR m	2	2	6
XOR g	1	2	4



Table 23 Second Opcode Map
Instruction format: CB XX

		b (Lo = 0 - 7)															
		0	2	4	6	0	2	4	6	0	2	4	6	0	2	4	6
HI	LO	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
b (HI = All)	B	0000	0														0
	C	0001	1														1
	D	0010	2														2
	E	0011	3														3
	H	0100	4	RLC g	RL g	SLA g				BIT b,g	RES b,g	SET b,g					4
	L	0101	5														5
	(HL)	0110	6	(Note 1)	(Note 1)	(Note 1)				(Note 1)	(Note 1)	(Note 1)					6
	A	0111	7														7
	B	1000	8														8
	C	1001	9														9
	D	1010	A														A
	E	1011	B														B
	H	1100	C	RRC g	RR g	SRA g	SRL g			BIT b,g	RES b,g	SET b,g					C
	L	1101	D														D
	(HL)	1110	E	(Note 1)	(Note 1)	(Note 1)	(Note 1)			(Note 1)	(Note 1)	(Note 1)					E
	A	1111	F														F

Note: 1. If DDH is added as first opcode for the instructions which have (HL) as operand in table 2, the instructions are executed replacing (HL) with (IX + d).

If FDH is added as first opcode for the instructions which have (HL) as operand in table 2, the instructions are executed replacing (HL) with (IY + d).

Table 24 Second Opcode Map
Instruction format: ED XX

		ww (Lo = All)																		
		BC		DE	HL	SP														
		g (Lo = 0 - 7)																		
	Lo	Hi	B	D	H	B	D	H												
	0000	0	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111		
			0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F		
0000	0		IN0 g, (m)				IN g, (C)						LDI	LDIR					0	
0001	1		OUT0 (m),g				OUT (C),g						CPI	CPIR					1	
0010	2						SBC HL, ww						INI	INIR					2	
0011	3						LD (mn), ww				OTIM OTIMR		OUTI	OTIR					3	
0100	4		TST g		TST (HL)	NEG			TST m	TST0 m										4
0101	5						RETN													5
0110	6						IM 0	IM 1	SLP											6
0111	7						LD I, A	LD A, I	RRD											7
1000	8		IN0 g, (m)				IN g, (C)						LDD	LDDR					8	
1001	9		OUT0 (m),g				OUT (C),g						CPD	CPDR					9	
1010	A						ADC HL, ww						IND	INDR					A	
1011	B						LD ww, (mn)				OTDM OTDMR		OUTD	OTDR					B	
1100	C		TST g				MLT ww													C
1101	D						RETI													D
1110	E						IM 2													E
1111	F						LD R, A	LD A, R	RLD											F
			0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F		
			C	E	L	A	C	E	L	A										
			g (Lo = 8 - F)																	

■ BUS AND CONTROL SIGNAL CONDITION IN EACH MACHINE CYCLE

Instruction	Machine Cycle	States	Address	Data	$\overline{RD}$	$\overline{WR}$	ME	$\overline{IOE}$	$\overline{LIR}$	$\overline{HALT}$	ST
ADD HL,ww	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂ — MC ₅	TiTiTiTi	*	Z	1	1	1	1	1	1	1
ADD IX,xx ADD IY,yy	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC ₃ — MC ₆	TiTiTiTi	*	Z	1	1	1	1	1	1	1
ADC HL,ww SBC HL,ww	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC ₃ — MC ₆	TiTiTiTi	*	Z	1	1	1	1	1	1	1
ADD A,g ADC A,g SUB g SBC A,g AND g OR g XOR g CP g	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	Ti	*	Z	1	1	1	1	1	1	1
ADD A,m ADC A,m SUB m SBC A,m AND m OR m XOR m CP m	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	1st operand Address	m	0	1	0	1	1	1	1
ADD A, (HL) ADC A, (HL) SUB (HL) SBC A, (HL) AND (HL) OR (HL) XOR (HL) CP (HL)	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	HL	Data	0	1	0	1	1	1	1
ADD A, (IX + d) ADD A, (IY + d) ADC A, (IX + d) ADC A, (IY + d) SUB (IX + d) SUB (IY + d) SBC A, (IX + d)	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1

(continued)

Note: * (Address): Invalid

Z (Data): High impedance.

*: New instructions added to Z80



Instruction	Machine		Address	Data	RD	WR	ME	IOE	LIR	HALT	ST
	Cycle	States									
SBC A, (IY+d)	MC ₂	T ₁ T ₂ T ₃	1st operand	d	0	1	0	1	1	1	1
AND (IX+d)			Address								
AND (IY+d)											
OR (IX+d)	MC ₄ —	TiTi	*	Z	1	1	1	1	1	1	1
OR (IY+d)	MC ₅										
XOR (IX+d)											
XOR (IY+d)	MC ₆	T ₁ T ₂ T ₃	IX+d	Data	0	1	0	1	1	1	1
CP (IX+d)			IY+d								
CP (IY+d)											
BIT b,g	MC ₁	T ₁ T ₂ T ₃	1st opcode	1st	0	1	0	1	0	1	0
			Address	opcode							
	MC ₂	T ₁ T ₂ T ₃	2nd opcode	2nd	0	1	0	1	0	1	1
			Address	opcode							
BIT b, (HL)	MC ₁	T ₁ T ₂ T ₃	1st opcode	1st	0	1	0	1	0	1	0
			Address	opcode							
	MC ₂	T ₁ T ₂ T ₃	2nd opcode	2nd	0	1	0	1	0	1	1
			Address	opcode							
	MC ₃	T ₁ T ₂ T ₃	HL	Data	0	1	0	1	1	1	1
BIT b, (IX+d) BIT b, (IY+d)	MC ₁	T ₁ T ₂ T ₃	1st opcode	1st	0	1	0	1	0	1	0
			Address	opcode							
	MC ₂	T ₁ T ₂ T ₃	2nd opcode	2nd	0	1	0	1	0	1	1
			Address	opcode							
	MC ₃	T ₁ T ₂ T ₃	1st operand	d	0	1	0	1	1	1	1
			Address								
	MC ₄	T ₁ T ₂ T ₃	3rd opcode	3rd	0	1	0	1	0	1	1
			Address	opcode							
	MC ₅	T ₁ T ₂ T ₃	IX+d	Data	0	1	0	1	1	1	1
			IY+d								
CALL mn	MC ₁	T ₁ T ₂ T ₃	1st opcode	1st	0	1	0	1	0	1	0
			Address	opcode							
	MC ₂	T ₁ T ₂ T ₃	1st operand	n	0	1	0	1	1	1	1
			Address								
	MC ₃	T ₁ T ₂ T ₃	2nd operand	m	0	1	0	1	1	1	1
			Address								
	MC ₄	Ti	*	Z	1	1	1	1	1	1	1
	MC ₅	T ₁ T ₂ T ₃	SP-1	PCH	1	0	0	1	1	1	1
	MC ₆	T ₁ T ₂ T ₃	SP-2	PCL	1	0	0	1	1	1	1
CALL f,mn (if condition is false)	MC ₁	T ₁ T ₂ T ₃	1st opcode	1st	0	1	0	1	0	1	0
			Address	opcode							
	MC ₂	T ₁ T ₂ T ₃	1st operand	n	0	1	0	1	1	1	1
			Address								

(continued)



Instruction	Machines		Address	Data	RD	WR	ME	IOE	LIR	HALT	ST
	Cycle	States									
CALL f,mn (If condition is true)	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	1st operand Address	n	0	1	0	1	1	1	1
	MC ₃	T ₁ T ₂ T ₃	2nd operand Address	m	0	1	0	1	1	1	1
	MC ₄	T _i	*	Z	1	1	1	1	1	1	1
	MC ₅	T ₁ T ₂ T ₃	SP-1	PCH	1	0	0	1	1	1	1
	MC ₆	T ₁ T ₂ T ₃	SP-2	PCL	1	0	0	1	1	1	1
CCF	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
CPI CPD	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC ₃	T ₁ T ₂ T ₃	HL	Data	0	1	0	1	1	1	1
	MC ₄ — MC ₆	T _i T _i T _i	*	Z	1	1	1	1	1	1	1
CPIR CPDR (If BC _n ≠ 0 and Ar ≠ (HL) _M)	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC ₃	T ₁ T ₂ T ₃	HL	Data	0	1	0	1	1	1	1
	MC ₄ — MC ₆	T _i T _i T _i T _i	*	Z	1	1	1	1	1	1	1
CPIR CPDR (If BC _n = 0 or Ar = (HL) _M)	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC ₃	T ₁ T ₂ T ₃	HL	Data	0	1	0	1	1	1	1
	MC ₄ — MC ₆	T _i T _i T _i	*	Z	1	1	1	1	1	1	1
CPL	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
DAA	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T _i	*	Z	1	1	1	1	1	1	1
DI (Note 1)	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0

(continued)

Note: 1. Interrupt request is not sampled.



Instruction	Machine Cycle	States	Address	Data	$\overline{RD}$	$\overline{WR}$	$\overline{ME}$	$\overline{IOE}$	$\overline{LIR}$	$\overline{HALT}$	ST
DJNZ j (If Br≠0)	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	Ti (Note 2)	*	Z	1	1	1	1	1	1	1
	MC ₃	T ₁ T ₂ T ₃	1st operand Address	j-2	0	1	0	1	1	1	1
	MC ₄ — MC ₅	TiT _i	*	Z	1	1	1	1	1	1	1
DJNZ j (If Br=0)	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	Ti (Note 1)	*	Z	1	1	1	1	1	1	1
	MC ₃	T ₁ T ₂ T ₃	1st operand Address	j-2	0	1	0	1	1	1	1
EI (Note 3)	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
EX DE, HL EXX	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
EX AF, AF'	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	Ti	*	Z	1	1	1	1	1	1	1
EX (SP), HL	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	SP	Data	0	1	0	1	1	1	1
	MC ₃	T ₁ T ₂ T ₃	SP+1	Data	0	1	0	1	1	1	1
	MC ₄	Ti	*	Z	1	1	1	1	1	1	1
	MC ₅	T ₁ T ₂ T ₃	SP+1	H	1	0	0	1	1	1	1
	MC ₆	T ₁ T ₂ T ₃	SP	L	1	0	0	1	1	1	1
EX (SP),IX EX (SP),IY	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC ₃	T ₁ T ₂ T ₃	SP	Data	0	1	0	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	SP+1	Data	0	1	0	1	1	1	1
	MC ₅	Ti	*	Z	1	1	1	1	1	1	1

(continued)

Note: 2 DMA, refresh, or bus release cannot be executed after this state. (Request is ignored.)

3 Interrupt request is not sampled.



Instruction	Machine		Address	Data	$\overline{RD}$	$\overline{WR}$	$\overline{ME}$	$\overline{IOE}$	$\overline{LIR}$	$\overline{HALT}$	$\overline{ST}$
	Cycle	States									
EX (SP), IX EX (SP), IY	MC ₆	T ₁ T ₂ T ₃	SP+1	IXH IYH	1	0	0	1	1	1	1
	MC ₇	T ₁ T ₂ T ₃	SP	IXL IYL	1	0	0	1	1	1	1
HALT	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	—	—	Next opcode Address	Next opcode	0	1	0	1	0	0	0
IM 0 IM 1 IM 2	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
INC g DEC g	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T _i	*	Z	1	1	1	1	1	1	1
INC (HL) DEC (HL)	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	HL	Data	0	1	0	1	1	1	1
	MC ₃	T _i	*	Z	1	1	1	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	HL	Data	1	0	0	1	1	1	1
INC (IX+d) INC (IY+d)	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
DEC (IX+d) DEC (IY+d)	MC ₃	T ₁ T ₂ T ₃	1st operand Address	d	0	1	0	1	1	1	1
	MC ₄ — MC ₅	T _i T _i	*	Z	1	1	1	1	1	1	1
	MC ₆	T ₁ T ₂ T ₃	IX+d IY+d	Data	0	1	0	1	1	1	1
	MC ₇	T _i	*	Z	1	1	1	1	1	1	1
INC ww DEC ww	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T _i	*	Z	1	1	1	1	1	1	1
INC IX INC IY	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
DEC IX DEC IY	MC ₃	T _i	*	Z	1	1	1	1	1	1	1

(continued)

Instruction	Machine		Address	Data	$\overline{RD}$	$\overline{WR}$	$\overline{ME}$	$\overline{IOE}$	$\overline{LIR}$	$\overline{HALT}$	ST
	Cycle	States									
IN A.(m)	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	1st operand Address	m	0	1	0	1	1	1	1
	MC ₃	T ₁ T ₂ T ₃	m to A ₀ —A ₇ A to A ₈ —A ₁₅	Data	0	1	1	0	1	1	1
IN g.(C)	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC ₃	T ₁ T ₂ T ₃	BC	Data	0	1	1	0	1	1	1
INO g.(m)**	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC ₃	T ₁ T ₂ T ₃	1st operand Address	m	0	1	0	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	m to A ₀ —A ₇ 00H to A ₈ —A ₁₅	Data	0	1	1	0	1	1	1
INI IND	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC ₃	T ₁ T ₂ T ₃	BC	Data	0	1	1	0	1	1	1
	MC ₄	T ₁ T ₂ T ₃	HL	Data	1	0	0	1	1	1	1
INIR INDR (If Br≠0)	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC ₃	T ₁ T ₂ T ₃	BC	Data	0	1	1	0	1	1	1
	MC ₄	T ₁ T ₂ T ₃	HL	Data	1	0	0	1	1	1	1
	MC ₅ — MC ₆	TiTi	*	Z	1	1	1	1	1	1	1
INIR INDR (If Br=0)	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC ₃	T ₁ T ₂ T ₃	BC	Data	0	1	1	0	1	1	1
	MC ₄	T ₁ T ₂ T ₃	HL	Data	1	0	0	1	1	1	1

(continued)



Instruction	Machine Cycle	States	Address	Data	RD	WR	ME	IOE	LIR	HALT	ST
JP mn	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	1st operand Address	n	0	1	0	1	1	1	1
	MC ₃	T ₁ T ₂ T ₃	2nd operand Address	m	0	1	0	1	1	1	1
JP f,mn (If f is false)	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	1st operand Address	n	0	1	0	1	1	1	1
JP f,mn (If f is true)	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	1st operand Address	n	0	1	0	1	1	1	1
	MC ₃	T ₁ T ₂ T ₃	2nd operand Address	m	0	1	0	1	1	1	1
JP (HL)	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
JP (IX) JP (IY)	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
JR j	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	1st operand Address	j-2	0	1	0	1	1	1	1
	MC ₃ — MC ₄	TiTi	*	Z	1	1	1	1	1	1	1
JR C,j JR NC,j JR Z,j JR NZ,j (If condition is false)	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	1st operand Address	j-2	0	1	0	1	1	1	1
JR C,j JR NC,j JR Z,j JR NZ,j (If condition is true)	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	1st operand Address	j-2	0	1	0	1	1	1	1
	MC ₃ — MC ₄	TiTi	*	Z	1	1	1	1	1	1	1
LD g,g'	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	Ti	*	Z	1	1	1	1	1	1	1
LD g,m	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	1st operand Address	m	0	1	0	1	1	1	1

(continued)

HD641180X, HD643180X, HD647180X

Instruction	Machine		Address	Data	RD	WR	ME	IOE	LIR	HALT	ST
	Cycle	States									
LD g, (HL)	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	HL	Data	0	1	0	1	1	1	1
LD g, (IX+d) LD g, (IY+d)	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC ₃	T ₁ T ₂ T ₃	1st operand Address	d	0	1	0	1	1	1	1
	MC ₄ — MC ₅	TiTi	*	Z	1	1	1	1	1	1	1
	MC ₆	T ₁ T ₂ T ₃	IX+d IY+d	Data	0	1	0	1	1	1	1
LD (HL),g	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	Ti	*	Z	1	1	1	1	1	1	1
	MC ₃	T ₁ T ₂ T ₃	HL	g	1	0	0	1	1	1	1
LD (IX+d),g LD (IY+d),g	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC ₃	T ₁ T ₂ T ₃	1st operand Address	d	0	1	0	1	1	1	1
	MC ₄ — MC ₆	TiTiTi	*	Z	1	1	1	1	1	1	1
	MC ₇	T ₁ T ₂ T ₃	IX+d IY+d	g	1	0	0	1	1	1	1
LD (HL),m	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	1st operand Address	m	0	1	0	1	1	1	1
	MC ₃	T ₁ T ₂ T ₃	HL	Data	1	0	0	1	1	1	1
LD (IX+d),m LD (IY+d),m	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC ₃	T ₁ T ₂ T ₃	1st operand Address	d	0	1	0	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	2nd operand Address	m	0	1	0	1	1	1	1
	MC ₅	T ₁ T ₂ T ₃	IX+d IY+d	Data	1	0	0	1	1	1	1
LD A, (BC) LD A, (DE)	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0

(continued)



Instruction	Machine Cycle	States	Address	Data	$\overline{RD}$	$\overline{WR}$	$\overline{ME}$	$\overline{IOE}$	$\overline{LIR}$	$\overline{HALT}$	ST
LD A, (BC) LD A, (DE)	MC ₂	T ₁ T ₂ T ₃	BC DE	Data	0	1	0	1	1	1	1
LD A, (mn)	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	1st operand Address	n	0	1	0	1	1	1	1
	MC ₃	T ₁ T ₂ T ₃	2nd operand Address	m	0	1	0	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	mn	Data	0	1	0	1	1	1	1
LD (BC),A LD (DE),A	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T _i	*	Z	1	1	1	1	1	1	1
	MC ₃	T ₁ T ₂ T ₃	BC DE	A	1	0	0	1	1	1	1
LD (mn),A	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	1st operand Address	n	0	1	0	1	1	1	1
	MC ₃	T ₁ T ₂ T ₃	2nd operand Address	m	0	1	0	1	1	1	1
	MC ₄	T _i	*	Z	1	1	1	1	1	1	1
	MC ₅	T ₁ T ₂ T ₃	mn	A	1	0	0	1	1	1	1
LD A,I (Note 4) LD A,R LD I,A LD R,A	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
LD ww, mn	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	1st operand Address	n	0	1	0	1	1	1	1
	MC ₃	T ₁ T ₂ T ₃	2nd operand Address	m	0	1	0	1	1	1	1
LD IX,mn LD IY,mn	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC ₃	T ₁ T ₂ T ₃	1st operand Address	n	0	1	0	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	2nd operand Address	m	0	1	0	1	1	1	1
LD HL, (mn)	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	1st operand Address	n	0	1	0	1	1	1	1

(continued)

Note: 4 Interrupt request is not sampled.

HD641180X, HD643180X, HD647180X

Instruction	Machine		Address	Data	RD	WR	ME	IOE	LIR	HALT	ST
	Cycle	States									
LD HL, (mn)	MC ₃	T ₁ T ₂ T ₃	2nd operand Address	m	0	1	0	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	mn	Data	0	1	0	1	1	1	1
	MC ₅	T ₁ T ₂ T ₃	mn+1	Data	0	1	0	1	1	1	1
LD ww, (mn)	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC ₃	T ₁ T ₂ T ₃	1st operand Address	n	0	1	0	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	2nd operand Address	m	0	1	0	1	1	1	1
	MC ₅	T ₁ T ₂ T ₃	mn	Data	0	1	0	1	1	1	1
	MC ₆	T ₁ T ₂ T ₃	mn+1	Data	0	1	0	1	1	1	1
	MC ₇	T ₁ T ₂ T ₃	mn+2	Data	0	1	0	1	1	1	1
LD IX, (mn) LD IY, (mn)	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC ₃	T ₁ T ₂ T ₃	1st operand Address	n	0	1	0	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	2nd operand Address	m	0	1	0	1	1	1	1
	MC ₅	T ₁ T ₂ T ₃	mn	Data	0	1	0	1	1	1	1
	MC ₆	T ₁ T ₂ T ₃	mn+1	Data	0	1	0	1	1	1	1
LD (mn), HL	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	1st operand Address	n	0	1	0	1	1	1	1
	MC ₃	T ₁ T ₂ T ₃	2nd operand Address	m	0	1	0	1	1	1	1
	MC ₄	T ₁	*	Z	1	1	1	1	1	1	1
	MC ₅	T ₁ T ₂ T ₃	mn	L	1	0	0	1	1	1	1
	MC ₆	T ₁ T ₂ T ₃	mn+1	H	1	0	0	1	1	1	1

(continued)

Instruction	Machine Cycle	States	Address	Data	$\overline{RD}$	$\overline{WR}$	$\overline{ME}$	$\overline{IOE}$	$\overline{LIR}$	$\overline{HALT}$	$\overline{ST}$
LD (mn),ww	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC ₃	T ₁ T ₂ T ₃	1st operand Address	n	0	1	0	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	2nd operand Address	m	0	1	0	1	1	1	1
	MC ₅	T _i	*	Z	1	1	1	1	1	1	1
	MC ₆	T ₁ T ₂ T ₃	mn	wwL	1	0	0	1	1	1	1
	MC ₇	T ₁ T ₂ T ₃	mn + 1	wwH	1	0	0	1	1	1	1
LD (mn),IX LD (mn),IY	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC ₃	T ₁ T ₂ T ₃	1st operand Address	n	0	1	0	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	2nd operand Address	m	0	1	0	1	1	1	1
	MC ₅	T _i	*	Z	1	1	1	1	1	1	1
	MC ₆	T ₁ T ₂ T ₃	mn	IXL IYL	1	0	0	1	1	1	1
	MC ₇	T ₁ T ₂ T ₃	mn + 1	IXH IYH	1	0	0	1	1	1	1
LD SP, HL	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T _i	*	Z	1	1	1	1	1	1	1
LD SP,IX LD SP,IY	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC ₃	T _i	*	Z	1	1	1	1	1	1	1
LDI LDD	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC ₃	T ₁ T ₂ T ₃	HL	Data	0	1	0	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	DE	Data	1	0	0	1	1	1	1

(continued)

HD641180X, HD643180X, HD647180X

Instruction	Machine Cycle	States	Address	Data	$\overline{RD}$	$\overline{WR}$	$\overline{ME}$	$\overline{IOE}$	$\overline{LIR}$	$\overline{HALT}$	ST
LDIR LDDR (If $BC_n \neq 0$)	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC ₃	T ₁ T ₂ T ₃	HL	Data	0	1	0	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	DE	Data	1	0	0	1	1	1	1
	MC ₅ — MC ₆	TiTi	*	Z	1	1	1	1	1	1	1
LDIR LDDR (If $BC_n = 0$)	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC ₃	T ₁ T ₂ T ₃	HL	Data	0	1	0	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	DE	Data	1	0	0	1	1	1	1
MLT ww**	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC ₃ — MC ₁₃	TiTITiTi TiTiTiTiTi TiTiTi	*	Z	1	1	1	1	1	1	1
NEG	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
NOP	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
OUT (m),A	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	1st operand Address	m	0	1	0	1	1	1	1
	MC ₃	Ti	*	Z	1	1	1	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	m to A ₀ —A ₇ A to A ₈ —A ₁₅	A	1	0	1	0	1	1	1

(continued)



Instruction	Machine Cycle	States	Address	Data	RD	WR	ME	IOE	LIR	HALT	ST
OUT (C),g	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC ₃	Ti	*	Z	1	1	1	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	BC	g	1	0	1	0	1	1	1
OUTO (m),g**	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC ₃	T ₁ T ₂ T ₃	1st operand Address	m	0	1	0	1	1	1	1
	MC ₄	Ti	*	Z	1	1	1	1	1	1	1
	MC ₅	T ₁ T ₂ T ₃	m to A ₀ —A ₇ OOH to A ₈ —A ₁₅	g	1	0	1	0	1	1	1
OTIM** OTDM**	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC ₃	Ti	*	Z	1	1	1	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	HL	Data	0	1	0	1	1	1	1
	MC ₅	T ₁ T ₂ T ₃	C to A ₀ —A ₇ OOH to A ₈ —A ₁₅	Data	1	0	1	0	1	1	1
	MC ₆	Ti	*	Z	1	1	1	1	1	1	1
OTIMR** OTDMR** (If Br≠0)	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC ₃	Ti	*	Z	1	1	1	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	HL	Data	0	1	0	1	1	1	1
	MC ₅	T ₁ T ₂ T ₃	C to A ₀ —A ₇ OOH to A ₈ —A ₁₅	Data	1	0	1	0	1	1	1
	MC ₆ — MC ₈	TiTiTi	*	Z	1	1	1	1	1	1	1
OTIMR** OTDMR** (If Br=0)	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC ₃	Ti	*	Z	1	1	1	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	HL	Data	0	1	0	1	1	1	1
	MC ₅	T ₁ T ₂ T ₃	C to A ₀ —A ₇ OOH to A ₈ —A ₁₅	Data	1	0	1	0	1	1	1
	MC ₆	Ti	*	Z	1	1	1	1	1	1	1

(continued)

HD641180X, HD643180X, HD647180X

Instruction	Machine		Address	Data	RD	WR	ME	IOE	LIR	HALT	ST
	Cycle	States									
OUTI OUTD	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC ₃	T ₁ T ₂ T ₃	HL	Data	0	1	0	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	BC	Data	1	0	1	0	1	1	1
OTIR OTDR (If Br≠ 0)	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC ₃	T ₁ T ₂ T ₃	HL	Data	0	1	0	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	BC	Data	1	0	1	0	1	1	1
	MC ₅ — MC ₆	TiTi	*	Z	1	1	1	1	1	1	1
OTIR OTDR (If Br= 0)	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC ₃	T ₁ T ₂ T ₃	HL	Data	0	1	0	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	BC	Data	1	0	1	0	1	1	1
POP zz	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	SP	Data	0	1	0	1	1	1	1
	MC ₃	T ₁ T ₂ T ₃	SP+ 1	Data	0	1	0	1	1	1	1
POP IX POP IY	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0

(continued)

Instruction	Machine Cycle	States	Address	Data	RD	WR	ME	IOE	LIR	HALT	ST
POP IX POP IY	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC ₃	T ₁ T ₂ T ₃	SP	Data	0	1	0	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	SP + 1	Data	0	1	0	1	1	1	1
PUSH zz	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂ — MC ₃	TiTi	*	Z	1	1	1	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	SP - 1	zzH	1	0	0	1	1	1	1
	MC ₅	T ₁ T ₂ T ₃	SP - 2	zzL	1	0	0	1	1	1	1
	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
PUSH IX PUSH IY	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC ₃ — MC ₄	TiTi	*	Z	1	1	1	1	1	1	1
	MC ₅	T ₁ T ₂ T ₃	SP - 1	IXH IYH	1	0	0	1	1	1	1
	MC ₆	T ₁ T ₂ T ₃	SP - 2	IXL IYL	1	0	0	1	1	1	1
	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
RET	MC ₂	T ₁ T ₂ T ₃	SP	Data	0	1	0	1	1	1	1
	MC ₃	T ₁ T ₂ T ₃	SP + 1	Data	0	1	0	1	1	1	1
	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
RET f (if condition is false)	MC ₂ — MC ₃	TiTi	*	Z	1	1	1	1	1	1	1
	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
RET f (if condition is true)	MC ₂	Ti	*	Z	1	1	1	1	1	1	1
	MC ₃	T ₁ T ₂ T ₃	SP	Data	0	1	0	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	SP + 1	Data	0	1	0	1	1	1	1

(continued)

Instruction	Machine Cycle	States	Address	Data	$\overline{RD}$	$\overline{WR}$	$\overline{ME}$	$\overline{IOE}$	$\overline{LIR}$	$\overline{HALT}$	ST
RETI	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0 ₅ 1	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0 ₅ 1	1	1
	MC ₃ — MC ₅	T ₁ T ₁ T ₁	*	Z	1	1	1	1	1 ₅ 1	1	1
	MC ₆	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0 ₅ 0	1	1
	MC ₇	T ₁	*	Z	1	1	1	1	1 ₅ 1	1	1
	MC ₈	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0 ₅ 1	1	1
	MC ₉	T ₁ T ₂ T ₃	SP	Data	0	1	0	1	1 ₅ 1	1	1
	MC ₁₀	T ₁ T ₂ T ₃	SP+1	Data	0	1	0	1	1 ₅ 1	1	1
RLCA RLA RRCA RRA	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
RLC g RL g RRC g RR g SLA g SRA g SRL g	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC ₃	T ₁	*	Z	1	1	1	1	1	1	1
RLC (HL) RL (HL) RRC (HL) RR (HL) SLA (HL) SRA (HL) SRL (HL)	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC ₃	T ₁ T ₂ T ₃	HL	Data	0	1	0	1	1	1	1
	MC ₄	T ₁	*	Z	1	1	1	1	1	1	1
	MC ₅	T ₁ T ₂ T ₃	HL	Data	1	0	0	1	1	1	1

Note: 5 The upper and lower data show the state of LIR when LIRE = 1 and LIRE = 0 respectively.

(continued)

Instruction	Machine Cycle	States	Address	Data	RD	WR	ME	IOE	LIR	HALT	ST
RLC (IX + d)	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
RLC (IY + d)											
RL (IX + d)	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
RL (IY + d)											
RRC (IX + d)	MC ₃	T ₁ T ₂ T ₃	1st operand Address	d	0	1	0	1	1	1	1
RRC (IY + d)											
RR (IX + d)	MC ₄	T ₁ T ₂ T ₃	3rd opcode Address	3rd opcode	0	1	0	1	0	1	1
RR (IY + d)											
SLA (IX + d)	MC ₅	T ₁ T ₂ T ₃	IX + d	Data	0	1	0	1	1	1	1
SLA (IY + d)			IY + d								
SRA (IX + d)	MC ₆	T _i	*	Z	1	1	1	1	1	1	1
SRA (IY + d)											
SRL (IX + d)	MC ₇	T ₁ T ₂ T ₃	IX + d	Data	1	0	0	1	1	1	1
SRL (IY + d)			IY + d								
RLD	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
RRD											
	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC ₃	T ₁ T ₂ T ₃	HL	Data	0	1	0	1	1	1	1
	MC ₄ — MC ₇	T _i T _i T _i T _i	*	Z	1	1	1	1	1	1	1
	MC ₈	T ₁ T ₂ T ₃	HL	Data	1	0	0	1	1	1	1
RST v	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂ — MC ₃	T _i T _i	*	Z	1	1	1	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	SP—1	PCH	1	0	0	1	1	1	1
	MC ₅	T ₁ T ₂ T ₃	SP—2	PCL	1	0	0	1	1	1	1
SCF	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
SET b,g	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
RES b,g											
	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC ₃	T _i	*	Z	1	1	1	1	1	1	1
SET b, (HL)	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
RES b, (HL)											
	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC ₃	T ₁ T ₂ T ₃	HL	Data	0	1	0	1	1	1	1
	MC ₄	T _i	*	Z	1	1	1	1	1	1	1
	MC ₅	T ₁ T ₂ T ₃	HL	Data	1	0	0	1	1	1	1

(continued)

Instruction	Machine Cycle	States	Address	Data	$\overline{RD}$	$\overline{WR}$	$\overline{ME}$	$\overline{IOE}$	$\overline{LIR}$	HALT	ST
SET b, (IX+d) SET b, (IY+d) RES b, (IX+d) RES b, (IY+d)	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC ₃	T ₁ T ₂ T ₃	1st operand Address	d	0	1	0	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	3rd opcode Address	3rd opcode	0	1	0	1	0	1	1
	MC ₅	T ₁ T ₂ T ₃	IX+d IY+d	Data	0	1	0	1	1	1	1
	MC ₆	T _i	*	Z	1	1	1	1	1	1	1
	MC ₇	T ₁ T ₂ T ₃	IX+d IY+d	Data	1	0	0	1	1	1	1
SLP**	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	—	—	FFFFH	Z	1	1	1	1	1	0	1
TSTIO m**	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃ Address	2nd opcode opcode	2nd	0	1	0	1	0	1	1
	MC ₃	T ₁ T ₂ T ₃	1st operand Address	m	0	1	0	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	C to A ₀ —A ₇ 00H to A ₈ —A ₁₅	Data	0	1	1	0	1	1	1
TST g**	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC ₃	T _i	*	Z	1	1	1	1	1	1	1
TST m**	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC ₃	T ₁ T ₂ T ₃	1st operand Address	m	0	1	0	1	1	1	1
TST (HL)**	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC ₃	T _i	*	Z	1	1	1	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	HL	Data	0	1	0	1	1	1	1

(continued)

INTERRUPT

Instruction	Machine Cycle	States	Address	Data	RD	WR	ME	IOE	LIR	HALT	ST
NMI	MC ₁	T ₁ T ₂ T ₃	Next opcode Address (PC)	Z	0	1	0	1	0	1	0
	MC ₂ — MC ₃	TiTi	*	Z	1	1	1	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	SP—1	PCH	1	0	0	1	1	1	1
	MC ₅	T ₁ T ₂ T ₃	SP—2	PCL	1	0	0	1	1	1	1
	MC ₁	T ₁ T ₂ T _W T _W T ₃	Next opcode Address (PC)	1st opcode	1	1	1	0	0	1	0
INT ₀ Mode 0 (RST Inserted)	MC ₂ — MC ₃	TiTi	*	Z	1	1	1	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	SP—1	PCH	1	0	0	1	1	1	1
	MC ₅	T ₁ T ₂ T ₃	SP—2	PCL	1	0	0	1	1	1	1
	MC ₁	T ₁ T ₂ T _W T _W T ₃	Next opcode Address (PC)	1st opcode	1	1	1	0	0	1	0
	MC ₂	T ₁ T ₂ T ₃	PC	n	0	1	0	1	1	1	1
INT ₀ Mode 0 (CALL Inserted)	MC ₃	T ₁ T ₂ T ₃	PC+1	m	0	1	0	1	1	1	1
	MC ₄	Ti	*	Z	1	1	1	1	1	1	1
	MC ₅	T ₁ T ₂ T ₃	SP—1	PC+2(H)	1	0	0	1	1	1	1
	MC ₆	T ₁ T ₂ T ₃	SP—2	PC+2(L)	1	0	0	1	1	1	1
	MC ₁	T ₁ T ₂ T _W T _W T ₃	Next opcode Address (PC)	Z	1	1	1	0	0	1	0
	MC ₂	T ₁ T ₂ T ₃	SP—1	PCH	1	0	0	1	1	1	1
INT ₀ Mode 1	MC ₃	T ₁ T ₂ T ₃	SP—2	PCL	1	0	0	1	1	1	1
	MC ₁	T ₁ T ₂ T _W T _W T ₃	Next opcode Address (PC)	Vector	1	1	1	0	0	1	0
	MC ₂	Ti	*	Z	1	1	1	1	1	1	1
INT ₀ Mode 2	MC ₃	T ₁ T ₂ T ₃	SP—1	PCH	1	0	0	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	SP—2	PCL	1	0	0	1	1	1	1
	MC ₅	T ₁ T ₂ T ₃	I, Vector	Data	0	1	0	1	1	1	1
	MC ₆	T ₁ T ₂ T ₃	I, Vector+1	Data	0	1	0	1	1	1	1
	MC ₁	T ₁ T ₂ T _W T _W T ₃	Next opcode Address (PC)	Z	1	1	1	1	1	1	0
	MC ₂	Ti	*	Z	1	1	1	1	1	1	1
INT ₁ INT ₂ Internal Interrupts	MC ₃	T ₁ T ₂ T ₃	SP—1	PCH	1	0	0	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	SP—2	PCL	1	0	0	1	1	1	1
	MC ₅	T ₁ T ₂ T ₃	I, Vector	Data	0	1	0	1	1	1	1
	MC ₆	T ₁ T ₂ T ₃	I, Vector+1	Data	0	1	0	1	1	1	1
	MC ₁	T ₁ T ₂ T _W T _W T ₃	Next opcode Address (PC)	Z	1	1	1	1	1	1	0
	MC ₂	Ti	*	Z	1	1	1	1	1	1	1

■ OPERATING MODES

Request Acceptance in Each Operating Mode

Table 25 Request Acceptance

Request	Normal Operation (CPU mode)			Interrupt		DMA Cycle	Bus Release Mode	Sleep mode	System Stop Mode
	(I/O Stop mode)	Wait State	Refresh Cycle	Acknowledge Cycle	Refresh Cycle				
WAIT	Accepted	Accepted	Not accepted	Accepted	Not accepted	Accepted	Not accepted	Not accepted	Not accepted
Refresh Request (Request of Refresh by the on-chip Refresh Controller)	Refresh cycle begins at the end of MC	Not accepted	Not accepted	Refresh cycle begins at the end of MC	Refresh cycle begins at the end of MC	Refresh cycle begins at the end of MC	Not accepted	Not accepted	Not accepted
DREQ₀ DREQ₁	DMA cycle begins at the end of MC	DMA cycle begins at the end of MC	Accepted if refresh cycle precedes: DMA cycle begins at the end of one MC	Accepted DMA cycle begins at the end of MC	Accepted Refer to Section 10 "DMA Controller" for details at the end of one MC	Accepted Refer to Section 10 "DMA Controller" for details at the end of one MC	Accepted	Not accepted	Not accepted
BUSREQ	Bus is released at the end of MC	Not accepted	Not accepted	Bus is released at the end of MC	Bus is released at the end of MC	Bus is released at the end of MC	Continue bus release mode.	Accepted	Accepted
Interrupt INT₀ , INT₁ , INT₂	Accepted after executing the current instruction.	Accepted after executing the current instruction	Not accepted	Not accepted	Not accepted	Not accepted	Not accepted	Accepted Return from sleep mode to normal operation.	Accepted Return from system stop mode to normal operation.
Internal I/O Interrupt	Accepted after executing the current instruction.	Accepted after executing the current instruction	Not accepted	Not accepted	Not accepted	Not accepted	Not accepted	Accepted Return from sleep mode to normal operation.	Not accepted
NMI	Accepted after executing the current instruction.	Accepted after executing the current instruction	Not accepted	Not accepted	Not accepted	Accepted DMA cycle stops.	Not accepted	Accepted Return from sleep mode to normal operation.	Acceptable Return from system stop mode to normal operation.

Notes *: not acceptable when DMA Request is in level sense.

MC: Machine Cycle

Request Priority

The HD643180X/HD647180X has the following three types of requests.

Type 1: To be accepted in specified state WAIT

Type 2: To be accepted in each machine cycle Refresh Req.
DMA Req.
Bus Req.

Type 3: To be accepted in each instruction Interrupt Req.

Type 1, type 2, and type 3 request priority is as follows:

Highest priority Type 1 > Type 2 > Type 3 Lowest priority

Type 2 request priority is as follows:

Highest priority Bus Req. > Refresh Req. > DMA Req. Lowest priority

Note : If Bus Req. and Refresh Req. occurs simultaneously, Bus Req. is accepted.

Refer to "Section 8, Interrupts" for type 3 request priority.

Type 4: To be accepted in last machine cycle

Highest priority Bus Req. from Bus masters > Interrupt Req.

Operation Mode Transition








Figure 19. Operation Mode Transitions

- Notes :
1. Normal: CPU executes instructions normally in normal mode.
 2. DMA request: DMA is requested in the following cases.
 - (1) $\overline{\text{DREQ}}_0, \overline{\text{DREQ}}_1 = 0$ (memory to/from (memory-mapped) I/O DMA transfer)
 - (2) $\text{DEO} = 1$ (memory to/from memory DMA transfer)
 3. DMA end: DMA ends in the following cases.
 - (1) $\overline{\text{DREQ}}_0, \overline{\text{DREQ}}_1 = 1$ (memory to/from (memory-mapped) I/O DMA transfer)
 - (2) $\text{BCR0}, \text{BCR1} = 0000\text{H}$ (all DMA transfers)
 - (3) $\text{NMI} = 0$ (all DMA transfers)

The following operation mode transitions are also possible.



Status Signals

Table 26. shows pin outputs in each operating mode.

Table 26 Pin Outputs

Mode		$\overline{\text{LIR}}$	$\overline{\text{ME}}$	$\overline{\text{IOE}}$	$\overline{\text{RD}}$	$\overline{\text{WR}}$	$\overline{\text{REF}}$	$\overline{\text{HALT}}$	$\overline{\text{BUSACK}}$	$\overline{\text{ST}}$	Address Bus	Data Bus
CPU operation	Opcode Fetch (1st opcode)	0	0	1	0	1	1	1	1	0	A	In
	Opcode Fetch (except 1st opcode)	0	0	1	0	1	1	1	1	1	A	In
	Memory Read	1	0	1	0	1	1	1	1	1	A	In
	Memory Write	1	0	1	1	0	1	1	1	1	A	Out
	I/O Read	1	1	0	0	1	1	1	1	1	A	In
	I/O Write	1	1	0	1	0	1	1	1	1	A	Out
	Internal Operation	1	1	1	1	1	1	1	1	1	A	In
Refresh		1	0	1	1	1	0	1	1	*	A	In
Interrupt Acknowledge Cycle (1st machine cycle)	$\overline{\text{NMI}}$	0	0	1	0	1	1	1	1	0	A	In
	$\overline{\text{INT0}}$	0	1	0	1	1	1	1	1	0	A	In
	$\overline{\text{INT1}}$, $\overline{\text{INT2}}$ & Internal Interrupts	1	1	1	1	1	1	1	1	0	A	In
Bus Release		1	Z	Z	Z	Z	1	1	0	*	Z	In
Halt		0	0	1	0	1	1	0	1	0	A	In
Sleep		1	1	1	1	1	1	0	1	1	1	In
Internal DMA	Memory Read	1	0	1	0	1	1	*	1	0	A	IN
	Memory Write	1	0	1	1	0	1	*	1	0	A	Out
	I/O Read	1	1	0	0	1	1	*	1	0	A	In
	I/O Write	1	1	0	1	0	1	*	1	0	A	Out
Reset		1	1	1	1	1	1	1	1	1	Z	In

Note 1 : High

0 : Low

A : Programmable

Z : High Impedance

In : Input

Out : Output

* : Invalid

INTERNAL I/O REGISTERS

By programming IOA7 in the I/O control register, internal I/O register addresses are relocatable within ranges from 0000H to 00FFH in the I/O address space.

Register	Mnemonic	Address	Remarks																								
ASCI Control Register A Channel 0 (CNTLA0)		0 0	bit <table><tr><th>MPE</th><th>RE</th><th>TE</th><th>RTS0</th><th>MPBR/ EFR</th><th>MOD2</th><th>MOD1</th><th>MOD0</th></tr><tr><td>0</td><td>0</td><td>0</td><td>1</td><td>invalid</td><td>0</td><td>0</td><td>0</td></tr><tr><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td></tr></table> During reset R/W Mode Selection Multi Processor Bit Receive/ Error Flag Reset Request To Send Transmit Enable Receive Enable Multi Processor Enable	MPE	RE	TE	RTS0	MPBR/ EFR	MOD2	MOD1	MOD0	0	0	0	1	invalid	0	0	0	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
MPE	RE	TE	RTS0	MPBR/ EFR	MOD2	MOD1	MOD0																				
0	0	0	1	invalid	0	0	0																				
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W																				
ASCI Control Register A Channel 1 (CNTLA1)		0 1	bit <table><tr><th>MPE</th><th>RE</th><th>TE</th><th>CKA1D</th><th>MPBR/ EFR</th><th>MOD2</th><th>MOD1</th><th>MOD0</th></tr><tr><td>0</td><td>0</td><td>0</td><td>1</td><td>invalid</td><td>0</td><td>0</td><td>0</td></tr><tr><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td></tr></table> During reset R/W Mode Selection Multi Processor Bit Receive/ Error Flag Reset CKA1 Disable Transmit Enable Receive Enable Multi Processor Enable MOD2, 1, 0: 0 0 0 Start + 7 bit Data + 1 Stop 0 0 1 Start + 7 bit Data + 2 Stop 0 1 0 Start + 7 bit Data + Parity + 1 Stop 0 1 1 Start + 7 bit Data + Parity + 2 Stop 1 0 0 Start + 8 bit Data + 1 Stop 1 0 1 Start + 8 bit Data + 2 Stop 1 1 0 Start + 8 bit Data + Parity + 1 Stop 1 1 1 Start + 8 bit Data + Parity + 2 Stop	MPE	RE	TE	CKA1D	MPBR/ EFR	MOD2	MOD1	MOD0	0	0	0	1	invalid	0	0	0	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
MPE	RE	TE	CKA1D	MPBR/ EFR	MOD2	MOD1	MOD0																				
0	0	0	1	invalid	0	0	0																				
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W																				
ASCI Control Register B Channel 0 (CNTLBO)		0 2	bit <table><tr><th>MPBT</th><th>MP</th><th>CTS/ PS</th><th>PEO</th><th>DR</th><th>SS2</th><th>SS1</th><th>SS0</th></tr><tr><td>invalid</td><td>0</td><td>*</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td></tr><tr><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td></tr></table> During reset R/W Clock Source and Speed Select Divide Ratio Parity Even or Odd Clear To Send/Prescale Multi Processor Multi Processor Bit Transmit * CTS: Depends on the condition of CTS Pin. PS: Cleared to 0.	MPBT	MP	CTS/ PS	PEO	DR	SS2	SS1	SS0	invalid	0	*	0	0	1	1	1	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
MPBT	MP	CTS/ PS	PEO	DR	SS2	SS1	SS0																				
invalid	0	*	0	0	1	1	1																				
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W																				

(continued)

Register	Mnemonic	Address	Remarks																																																																								
ASCI Control Register B Channel 1 (CNTLB1)		0 3	bit <table> <tr> <th>MPBT</th><th>MP</th><th>CTS/ PS</th><th>PEO</th><th>DR</th><th>SS2</th><th>SS1</th><th>SS0</th></tr> <tr> <td>invalid</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td></tr> <tr> <td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td></tr> </table> Multi Processor Bit Transmit Multi Processor Clear To Send/Prescale Parity Even or Odd Divide Ratio Clock Source and Speed Select <table> <tr> <th>General divide ratio</th><th>PS = 0 (divide ratio = 10)</th><th>PS = 1 (divide ratio = 30)</th></tr> <tr> <th>SS2,1,0</th><th>DR = 0(× 16)</th><th>DR = 1(× 64)</th><th>DR = 0(× 16)</th><th>DR = 1(× 64)</th></tr> <tr> <td>000</td><td>$\phi + 160$</td><td>$\phi + 640$</td><td>$\phi + 480$</td><td>$\phi + 1920$</td></tr> <tr> <td>001</td><td>$+ 320$</td><td>$+ 1280$</td><td>$+ 960$</td><td>$+ 3840$</td></tr> <tr> <td>010</td><td>$+ 640$</td><td>$+ 2560$</td><td>$+ 1920$</td><td>$+ 7680$</td></tr> <tr> <td>011</td><td>$+ 1280$</td><td>$+ 5120$</td><td>$+ 3840$</td><td>$+ 15360$</td></tr> <tr> <td>100</td><td>$+ 2560$</td><td>$+ 10240$</td><td>$+ 7680$</td><td>$+ 30720$</td></tr> <tr> <td>101</td><td>$+ 5120$</td><td>$+ 20480$</td><td>$+ 15360$</td><td>$+ 61440$</td></tr> <tr> <td>110</td><td>$+ 10240$</td><td>$+ 40960$</td><td>$+ 30720$</td><td>$+ 122880$</td></tr> <tr> <td>111</td><td colspan="4">External clock (frequency < $\phi + 40$)</td></tr> </table>	MPBT	MP	CTS/ PS	PEO	DR	SS2	SS1	SS0	invalid	0	0	0	0	1	1	1	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	General divide ratio	PS = 0 (divide ratio = 10)	PS = 1 (divide ratio = 30)	SS2,1,0	DR = 0(× 16)	DR = 1(× 64)	DR = 0(× 16)	DR = 1(× 64)	000	$\phi + 160$	$\phi + 640$	$\phi + 480$	$\phi + 1920$	001	$+ 320$	$+ 1280$	$+ 960$	$+ 3840$	010	$+ 640$	$+ 2560$	$+ 1920$	$+ 7680$	011	$+ 1280$	$+ 5120$	$+ 3840$	$+ 15360$	100	$+ 2560$	$+ 10240$	$+ 7680$	$+ 30720$	101	$+ 5120$	$+ 20480$	$+ 15360$	$+ 61440$	110	$+ 10240$	$+ 40960$	$+ 30720$	$+ 122880$	111	External clock (frequency < $\phi + 40$)			
MPBT	MP	CTS/ PS	PEO	DR	SS2	SS1	SS0																																																																				
invalid	0	0	0	0	1	1	1																																																																				
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W																																																																				
General divide ratio	PS = 0 (divide ratio = 10)	PS = 1 (divide ratio = 30)																																																																									
SS2,1,0	DR = 0(× 16)	DR = 1(× 64)	DR = 0(× 16)	DR = 1(× 64)																																																																							
000	$\phi + 160$	$\phi + 640$	$\phi + 480$	$\phi + 1920$																																																																							
001	$+ 320$	$+ 1280$	$+ 960$	$+ 3840$																																																																							
010	$+ 640$	$+ 2560$	$+ 1920$	$+ 7680$																																																																							
011	$+ 1280$	$+ 5120$	$+ 3840$	$+ 15360$																																																																							
100	$+ 2560$	$+ 10240$	$+ 7680$	$+ 30720$																																																																							
101	$+ 5120$	$+ 20480$	$+ 15360$	$+ 61440$																																																																							
110	$+ 10240$	$+ 40960$	$+ 30720$	$+ 122880$																																																																							
111	External clock (frequency < $\phi + 40$)																																																																										
ASCI Status Register Channel 0 (STAT0)		0 4	bit <table> <tr> <th>RDRF</th><th>OVRN</th><th>PE</th><th>FE</th><th>RIE</th><th>DCD0</th><th>TDRE</th><th>TIE</th></tr> <tr> <td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>*</td><td>**</td><td>0</td></tr> <tr> <td>R</td><td>R</td><td>R</td><td>R</td><td>R/W</td><td>R</td><td>R</td><td>R/W</td></tr> </table> Receive Data Register Full Over Run Error Parity Error Framing Error Receive Interrupt Enable Data Carrier Detect Transmit Data Register Empty Transmit Interrupt Enable DCD0 : Depends on the condition of DCD0 Pin. <table> <tr> <th>DCD0 Pin</th><th>TDRE</th></tr> <tr> <td>L</td><td>1</td></tr> <tr> <td>H</td><td>0</td></tr> </table>	RDRF	OVRN	PE	FE	RIE	DCD0	TDRE	TIE	0	0	0	0	0	*	**	0	R	R	R	R	R/W	R	R	R/W	DCD0 Pin	TDRE	L	1	H	0																																										
RDRF	OVRN	PE	FE	RIE	DCD0	TDRE	TIE																																																																				
0	0	0	0	0	*	**	0																																																																				
R	R	R	R	R/W	R	R	R/W																																																																				
DCD0 Pin	TDRE																																																																										
L	1																																																																										
H	0																																																																										
ASCI Status Register Channel 1 (STAT1)		0 5	bit <table> <tr> <th>RDRF</th><th>OVRN</th><th>PE</th><th>FE</th><th>RIE</th><th>CTS1E</th><th>TDRE</th><th>TIE</th></tr> <tr> <td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr> <tr> <td>R</td><td>R</td><td>R</td><td>R</td><td>R/W</td><td>R/W</td><td>R</td><td>R/W</td></tr> </table> Receive Data Register Full Over Run Error Parity Error Framing Error Receive Interrupt Enable CTS1 Enable Transmit Data Register Empty Transmit Interrupt Enable	RDRF	OVRN	PE	FE	RIE	CTS1E	TDRE	TIE	0	0	0	0	0	0	1	0	R	R	R	R	R/W	R/W	R	R/W																																																
RDRF	OVRN	PE	FE	RIE	CTS1E	TDRE	TIE																																																																				
0	0	0	0	0	0	1	0																																																																				
R	R	R	R	R/W	R/W	R	R/W																																																																				

(continued)

Register	Mnemonic	Address	Remarks																																												
ASCI Transmit Data Register Channel 0	(TDRO)	0 6																																													
ASCI Transmit Data Register Channel 1	(TDR1)	0 7																																													
ASCI Receive Data Register Channel 0	(TSRO)	0 8																																													
ASCI Receive Data Register Channel 1	(TSR1)	0 9																																													
CSI/O Control Register	(CNTR)	0 A	bit During reset R/W <table><tr><td>EF</td><td>EIE</td><td>RE</td><td>TE</td><td>—</td><td>SS2</td><td>SS1</td><td>SS0</td></tr><tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td></tr><tr><td>R</td><td>R/W</td><td>R/W</td><td>R/W</td><td></td><td>R/W</td><td>R/W</td><td>R/W</td></tr></table> End Flag End Interrupt Enable Receive Enable Transmit Enable Speed Select <table><tr><th>SS2,1,0</th><th>Baud Rate</th><th>SS2,1,0</th><th>Baud Rate</th></tr><tr><td>000</td><td>$\phi \div 20$</td><td>100</td><td>$\phi \div 320$</td></tr><tr><td>001</td><td>$\div 40$</td><td>101</td><td>$\div 640$</td></tr><tr><td>010</td><td>$\div 80$</td><td>110</td><td>$\div 1280$</td></tr><tr><td>011</td><td>$\div 160$</td><td>111</td><td>External (frequency $< \div 20$)</td></tr></table>	EF	EIE	RE	TE	—	SS2	SS1	SS0	0	0	0	0	1	1	1	1	R	R/W	R/W	R/W		R/W	R/W	R/W	SS2,1,0	Baud Rate	SS2,1,0	Baud Rate	000	$\phi \div 20$	100	$\phi \div 320$	001	$\div 40$	101	$\div 640$	010	$\div 80$	110	$\div 1280$	011	$\div 160$	111	External (frequency $< \div 20$)
EF	EIE	RE	TE	—	SS2	SS1	SS0																																								
0	0	0	0	1	1	1	1																																								
R	R/W	R/W	R/W		R/W	R/W	R/W																																								
SS2,1,0	Baud Rate	SS2,1,0	Baud Rate																																												
000	$\phi \div 20$	100	$\phi \div 320$																																												
001	$\div 40$	101	$\div 640$																																												
010	$\div 80$	110	$\div 1280$																																												
011	$\div 160$	111	External (frequency $< \div 20$)																																												
CSI/O Transmit/Receive Data Register	(TRDR)	0 B																																													
Timer Data Register Channel 0L	(TMDROL)	0 C																																													
Timer Data Register Channel 0H	(TMDROH)	0 D																																													
Timer Reload Register Channel 0L	(RLDROL)	0 E																																													
Timer Reload Register Channel 0H	(RLDROH)	0 F																																													
Timer Control Register	(TCR)	1 0	bit During reset R/W <table><tr><td>TIF1</td><td>TIFO</td><td>TIE1</td><td>TIE0</td><td>TOC1</td><td>TOC0</td><td>TDE1</td><td>TDE0</td></tr><tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>R</td><td>R</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td></tr></table> Timer Interrupt Flag 1,0 Timer Interrupt Enable 1,0 Timer Output Control 1,0 Timer Down Count Enable 1,0 <table><tr><th>TOC1,0</th><th>TOUT1</th></tr><tr><td>00</td><td>1</td></tr><tr><td>01</td><td>Toggle</td></tr><tr><td>10</td><td>0</td></tr><tr><td>11</td><td>1</td></tr></table>	TIF1	TIFO	TIE1	TIE0	TOC1	TOC0	TDE1	TDE0	0	0	0	0	0	0	0	0	R	R	R/W	R/W	R/W	R/W	R/W	R/W	TOC1,0	TOUT1	00	1	01	Toggle	10	0	11	1										
TIF1	TIFO	TIE1	TIE0	TOC1	TOC0	TDE1	TDE0																																								
0	0	0	0	0	0	0	0																																								
R	R	R/W	R/W	R/W	R/W	R/W	R/W																																								
TOC1,0	TOUT1																																														
00	1																																														
01	Toggle																																														
10	0																																														
11	1																																														

(continued)



Register	Mnemonic	Address	Remarks																									
Timer Data Register Channel 1L (TMDR1L)		1 4																										
Timer Data Register Channel 1H (TMDR1H)		1 5																										
Timer Reload Register Channel 1L (RLDR1L)		1 6																										
Timer Reload Register Channel 1H (RLDR1H)		1 7																										
Free Running Counter (FRC)		1 8	Read only																									
DMA Source Address Register Channel 0L (SAR0L)		2 0																										
DMA Source Address Register Channel 0H (SAR0H)		2 1																										
DMA Source Address Register Channel 0B (SAR0B)		2 2	Bits 0-3 are used for SAR0B. <table><tr><th>A₁₉</th><th>A₁₈</th><th>A₁₇</th><th>A₁₆</th><th>DMA Transfer Request</th></tr><tr><td>X</td><td>X</td><td>0</td><td>0</td><td>DREQ₀ (external)</td></tr><tr><td>X</td><td>X</td><td>0</td><td>1</td><td>RDR0 (ASCIO)</td></tr><tr><td>X</td><td>X</td><td>1</td><td>0</td><td>RDR1 (ASCI1)</td></tr><tr><td>X</td><td>X</td><td>1</td><td>1</td><td>Not Used</td></tr></table>	A ₁₉	A ₁₈	A ₁₇	A ₁₆	DMA Transfer Request	X	X	0	0	DREQ ₀ (external)	X	X	0	1	RDR0 (ASCIO)	X	X	1	0	RDR1 (ASCI1)	X	X	1	1	Not Used
A ₁₉	A ₁₈	A ₁₇	A ₁₆	DMA Transfer Request																								
X	X	0	0	DREQ ₀ (external)																								
X	X	0	1	RDR0 (ASCIO)																								
X	X	1	0	RDR1 (ASCI1)																								
X	X	1	1	Not Used																								
DMA Destination Address Register Channel 0L (DAR0L)		2 3																										
DMA Destination Address Register Channel 0H (DAR0H)		2 4																										
DMA Destination Address Register Channel 0B (DAR0B)		2 5	Bits 0-3 are used for DAR0B. <table><tr><th>A₁₉</th><th>A₁₈</th><th>A₁₇</th><th>A₁₆</th><th>DMA Transfer Request</th></tr><tr><td>X</td><td>X</td><td>0</td><td>0</td><td>DREQ₀ (external)</td></tr><tr><td>X</td><td>X</td><td>0</td><td>1</td><td>TDRO (ASCIO)</td></tr><tr><td>X</td><td>X</td><td>1</td><td>0</td><td>TDR1 (ASCI1)</td></tr><tr><td>X</td><td>X</td><td>1</td><td>1</td><td>Not Used</td></tr></table>	A ₁₉	A ₁₈	A ₁₇	A ₁₆	DMA Transfer Request	X	X	0	0	DREQ ₀ (external)	X	X	0	1	TDRO (ASCIO)	X	X	1	0	TDR1 (ASCI1)	X	X	1	1	Not Used
A ₁₉	A ₁₈	A ₁₇	A ₁₆	DMA Transfer Request																								
X	X	0	0	DREQ ₀ (external)																								
X	X	0	1	TDRO (ASCIO)																								
X	X	1	0	TDR1 (ASCI1)																								
X	X	1	1	Not Used																								
DMA Byte Count Register Channel 0L (BCR0L)		2 6																										
DMA Byte Count Register Channel 0H (BCR0H)		2 7																										
DMA Memory Address Register Channel 1L (MAR1L)		2 8																										
DMA Memory Address Register Channel 1H (MAR1H)		2 9																										
DMA Memory Address Register Channel 1B (MAR1B)		2 A	Bits 0-3 are used for MAR1B.																									
DMA I/O Address Register Channel 1L (IAR1L)		2 B																										
DMA I/O Address Register Channel 1H (IAR1H)		2 C																										

(continued)



Register	Mnemonic	Address	Remarks																																																												
DMA Byte Count Register Channel 1L	(BCR1L)	2 E																																																													
DMA Byte Count Register Channel 1H	(BCR1H)	2 F																																																													
DMA Status Register	(DSTAT)	3 0	bit <table><tr><td>DE1</td><td>DE0</td><td>DWE1</td><td>DWE0</td><td>DIE1</td><td>DIE0</td><td>—</td><td>DME</td></tr><tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr><tr><td>R/W</td><td>R/W</td><td>W</td><td>W</td><td>R/W</td><td>R/W</td><td></td><td>R</td></tr></table> During reset R/W DMA Master Enable DMA Interrupt Enable 1,0 DMA Enable Bit Write Enable 1,0 DMA Enable ch 1,0	DE1	DE0	DWE1	DWE0	DIE1	DIE0	—	DME	0	0	1	1	0	0	1	0	R/W	R/W	W	W	R/W	R/W		R																																				
DE1	DE0	DWE1	DWE0	DIE1	DIE0	—	DME																																																								
0	0	1	1	0	0	1	0																																																								
R/W	R/W	W	W	R/W	R/W		R																																																								
DMA Mode Register	(DMODE)	3 1	bit <table><tr><td>—</td><td>—</td><td>DM1</td><td>DM0</td><td>SM1</td><td>SM0</td><td>MMOD</td><td>—</td></tr><tr><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr><tr><td></td><td></td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td></td></tr></table> During reset R/W Memory Mode Select Ch 0 Source Mode 1,0 Ch 0 Destination Mode 1, 0 <table><tr><th>DM1, 0</th><th>Destination</th><th>Address</th><th>SM1, 0</th><th>Source</th><th>Address</th></tr><tr><td>0 0</td><td>M</td><td>DAR0+1</td><td>0 0</td><td>M</td><td>SAR0+1</td></tr><tr><td>0 1</td><td>M</td><td>DAR0-1</td><td>0 1</td><td>M</td><td>SAR0-1</td></tr><tr><td>1 0</td><td>M</td><td>DAR0 fixed</td><td>1 0</td><td>M</td><td>SAR0 fixed</td></tr><tr><td>1 1</td><td>I/O</td><td>DAR0 fixed</td><td>1 1</td><td>I/O</td><td>SAR0 fixed</td></tr></table><table><tr><th>MMOD</th><th>Mode</th></tr><tr><td>0</td><td>Cycle Steal Mode</td></tr><tr><td>1</td><td>Burst Mode</td></tr></table>	—	—	DM1	DM0	SM1	SM0	MMOD	—	1	1	0	0	0	0	0	1			R/W	R/W	R/W	R/W	R/W		DM1, 0	Destination	Address	SM1, 0	Source	Address	0 0	M	DAR0+1	0 0	M	SAR0+1	0 1	M	DAR0-1	0 1	M	SAR0-1	1 0	M	DAR0 fixed	1 0	M	SAR0 fixed	1 1	I/O	DAR0 fixed	1 1	I/O	SAR0 fixed	MMOD	Mode	0	Cycle Steal Mode	1	Burst Mode
—	—	DM1	DM0	SM1	SM0	MMOD	—																																																								
1	1	0	0	0	0	0	1																																																								
		R/W	R/W	R/W	R/W	R/W																																																									
DM1, 0	Destination	Address	SM1, 0	Source	Address																																																										
0 0	M	DAR0+1	0 0	M	SAR0+1																																																										
0 1	M	DAR0-1	0 1	M	SAR0-1																																																										
1 0	M	DAR0 fixed	1 0	M	SAR0 fixed																																																										
1 1	I/O	DAR0 fixed	1 1	I/O	SAR0 fixed																																																										
MMOD	Mode																																																														
0	Cycle Steal Mode																																																														
1	Burst Mode																																																														

(continued)

Register	Mnemonic	Address	Remarks																																																																	
DMA/Wait Control Register (DCNTU)		3 2	bit During reset R/W <table><tr><td>MW11</td><td>MW10</td><td>IW11</td><td>IW10</td><td>DMS1</td><td>DMS0</td><td>DIM1</td><td>DIM0</td></tr><tr><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td></tr></table> Memory Wait Insertion I/O Wait Insertion DMA Ch 1 I/O Memory Mode Select DREQi Select, i = 1,0 <table><tr><th>MW11,0</th><th>Number of wait states</th><th>IW11,0</th><th>Number of wait states</th></tr><tr><td>00</td><td>0</td><td>00</td><td>1</td></tr><tr><td>01</td><td>1</td><td>01</td><td>2</td></tr><tr><td>10</td><td>2</td><td>10</td><td>3</td></tr><tr><td>11</td><td>3</td><td>11</td><td>4</td></tr></table><table><tr><th>DMSi</th><th>Sense</th></tr><tr><td>1</td><td>Edge sense</td></tr><tr><td>0</td><td>Level sense</td></tr></table><table><tr><th>DIM1,0</th><th>Transfer Mode</th><th>Address Increment/Decrement</th></tr><tr><td>00</td><td>M→I/O</td><td>MAR1+1 IAR1 fixed</td></tr><tr><td>01</td><td>M→I/O</td><td>MAR1-1 IAR1 fixed</td></tr><tr><td>10</td><td>I/O→M</td><td>IAR1 fixed MAR1+1</td></tr><tr><td>11</td><td>I/O→M</td><td>IAR1 fixed MAR1-1</td></tr></table>	MW11	MW10	IW11	IW10	DMS1	DMS0	DIM1	DIM0	1	1	1	1	0	0	0	0	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	MW11,0	Number of wait states	IW11,0	Number of wait states	00	0	00	1	01	1	01	2	10	2	10	3	11	3	11	4	DMSi	Sense	1	Edge sense	0	Level sense	DIM1,0	Transfer Mode	Address Increment/Decrement	00	M→I/O	MAR1+1 IAR1 fixed	01	M→I/O	MAR1-1 IAR1 fixed	10	I/O→M	IAR1 fixed MAR1+1	11	I/O→M	IAR1 fixed MAR1-1
MW11	MW10	IW11	IW10	DMS1	DMS0	DIM1	DIM0																																																													
1	1	1	1	0	0	0	0																																																													
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W																																																													
MW11,0	Number of wait states	IW11,0	Number of wait states																																																																	
00	0	00	1																																																																	
01	1	01	2																																																																	
10	2	10	3																																																																	
11	3	11	4																																																																	
DMSi	Sense																																																																			
1	Edge sense																																																																			
0	Level sense																																																																			
DIM1,0	Transfer Mode	Address Increment/Decrement																																																																		
00	M→I/O	MAR1+1 IAR1 fixed																																																																		
01	M→I/O	MAR1-1 IAR1 fixed																																																																		
10	I/O→M	IAR1 fixed MAR1+1																																																																		
11	I/O→M	IAR1 fixed MAR1-1																																																																		
Interrupt Vector Low Register (IL)		3 3	bit During reset R/W <table><tr><td>IL7</td><td>IL6</td><td>IL5</td><td>—</td><td>—</td><td>—</td><td>—</td><td>—</td></tr><tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>R/W</td><td>R/W</td><td>R/W</td><td></td><td></td><td></td><td></td><td></td></tr></table> Interrupt Vector Low	IL7	IL6	IL5	—	—	—	—	—	0	0	0	0	0	0	0	0	R/W	R/W	R/W																																														
IL7	IL6	IL5	—	—	—	—	—																																																													
0	0	0	0	0	0	0	0																																																													
R/W	R/W	R/W																																																																		
INT/TRAP Control Register (ITC)		3 4	bit During reset R/W <table><tr><td>TRAP</td><td>UFO</td><td>—</td><td>—</td><td>—</td><td>ITE2</td><td>ITE1</td><td>ITE0</td></tr><tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr><tr><td>R/W</td><td>R</td><td></td><td></td><td></td><td>R/W</td><td>R/W</td><td>R/W</td></tr></table> TRAP Undefined Fetch Object INT Enable 2,1,0	TRAP	UFO	—	—	—	ITE2	ITE1	ITE0	0	0	1	1	1	0	0	1	R/W	R				R/W	R/W	R/W																																									
TRAP	UFO	—	—	—	ITE2	ITE1	ITE0																																																													
0	0	1	1	1	0	0	1																																																													
R/W	R				R/W	R/W	R/W																																																													
Refresh Control Register (RCR)		3 6	bit During reset R/W <table><tr><td>REFE</td><td>REFW</td><td>—</td><td>—</td><td>—</td><td>—</td><td>CYC1</td><td>CYC0</td></tr><tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td></tr><tr><td>R/W</td><td>R/W</td><td></td><td></td><td></td><td></td><td>R/W</td><td>R/W</td></tr></table> Refresh Wait State Refresh Enable Cycle Select <table><tr><th>CYC1,0</th><th>Interval of Refresh Cycle</th></tr><tr><td>00</td><td>10 States</td></tr><tr><td>01</td><td>20</td></tr><tr><td>10</td><td>40</td></tr><tr><td>11</td><td>80</td></tr></table>	REFE	REFW	—	—	—	—	CYC1	CYC0	1	1	1	1	1	1	0	0	R/W	R/W					R/W	R/W	CYC1,0	Interval of Refresh Cycle	00	10 States	01	20	10	40	11	80																															
REFE	REFW	—	—	—	—	CYC1	CYC0																																																													
1	1	1	1	1	1	0	0																																																													
R/W	R/W					R/W	R/W																																																													
CYC1,0	Interval of Refresh Cycle																																																																			
00	10 States																																																																			
01	20																																																																			
10	40																																																																			
11	80																																																																			

(continued)



Register	Mnemonic	Address	Remarks
MMU Common Base Register (CBR)		3 8	bit
			During reset
MMU Bank Base Register (BBR)		3 9	bit
			During reset
MMU Common/Bank Area Register (CBAR)		3 A	bit
			During reset
Operation Mode Control Register (OMCR)		3 E	bit
			During reset
I/O Control Register (ICR)		3 F	bit
			During reset
Timer 2 Free-Running Counter L (T2FRCL)		4 0	bit
			During reset
Timer 2 Free-Running Counter H (T2FRCH)		4 1	bit
			During reset
Timer 2 Output Compare Register 1L (T2OCR1L)		4 2	bit
			During reset
Timer 2 Output Compare Register 1H (T2OCR1H)		4 3	bit
			During reset

Register	Mnemonic	Address	Remarks								
Timer 2 Output Compare Register 2L (T2OCR2L)		4 4	bit	T2OCR2L7	T2OCR2L6	T2OCR2L5	T2OCR2L4	T2OCR2L3	T2OCR2L2	T2OCR2L1	T2OCR2L0
			During reset	1	1	1	1	1	1	1	1
			R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Timer 2 Output Compare Register 2H (T2OCR2H)		4 5	bit	T2OCR2H7	T2OCR2H6	T2OCR2H5	T2OCR2H4	T2OCR2H3	T2OCR2H2	T2OCR2H1	T2OCR2H0
			During reset	1	1	1	1	1	1	1	1
			R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Timer 2 Input Capture Register L (T2ICRL)		4 6	bit	T2ICRL7	T2ICRL6	T2ICRL5	T2ICRL4	T2ICRL3	T2ICRL2	T2ICRL1	T2ICRL0
			During reset	0	0	0	0	0	0	0	0
			R/W	R	R	R	R	R	R	R	R
Timer 2 Input Capture Register H (T2ICRH)		4 7	bit	T2ICRH7	T2ICRH6	T2ICRH5	T2ICRH4	T2ICRH3	T2ICRH2	T2ICRH1	T2ICRH0
			During reset	0	0	0	0	0	0	0	0
			R/W	R	R	R	R	R	R	R	R
Timer 2 Control/status Register 1 (T2CSR1)		4 8	bit	ICF	OCF1	TOF	EIC1	EOC11	ETOI	IEDG	OLVL1
			During reset	0	0	0	0	0	0	0	0
			R/W	R	R	R	R/W	R/W	R/W	R/W	R/W
Timer 2 Control/status Register 2 (T2CSR2)		4 9	bit	ICF	OCF1	OCF2	—	EOC12	OLVL2	—	—
			During reset	0	0	0	1	0	0	0	0
			R/W	R	R	R	—	R/W	R/W	R/W	R/W
Comparator Control/status Register (CCSR)		5 0	bit	RBIT	—	AIN2	AIN1	AIN0	REF2	REF1	REF0
			During reset	Note	1	1	0	1	1	0	0
			R/W	R		R/W	R/W	R/W	R/W	R/W	R/W
Note: Undefined until the first comparison result is stored											
RAM Control Register (RMCR)		5 1	bit	RMCR7	RMCR6	RMCR5	RMCR4	—	—	—	—
			During reset	0	0	0	0	1	1	1	1
			R/W	R/W	R/W	R/W					

Register	Mnemonic	Address	Remarks																															
Port A Disable Register (DERA)	5 3	bit	<table><tr><td>TEND1E</td><td>DREQ1E</td><td>CKSE</td><td>RXSE</td><td>TXSE</td><td>CKA1E</td><td>RXA1E</td><td>TXA1E</td></tr><tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td></tr></table>								TEND1E	DREQ1E	CKSE	RXSE	TXSE	CKA1E	RXA1E	TXA1E	0	0	0	0	0	0	0	0	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
		TEND1E	DREQ1E	CKSE	RXSE	TXSE	CKA1E	RXA1E	TXA1E																									
		0	0	0	0	0	0	0	0																									
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W																											
During reset																																		
R/W																																		
Port A Input Data Register (IDRA)	6 0	bit	<table><tr><td>IDRA7</td><td>IDRA6</td><td>IDRA5</td><td>IDRA4</td><td>IDRA3</td><td>IDRA2</td><td>IDRA1</td><td>IDRA0</td></tr></table>								IDRA7	IDRA6	IDRA5	IDRA4	IDRA3	IDRA2	IDRA1	IDRA0																
		IDRA7	IDRA6	IDRA5	IDRA4	IDRA3	IDRA2	IDRA1	IDRA0																									
		During reset	(Note 1)																															
R/W	<table><tr><td>R</td><td>R</td><td>R</td><td>R</td><td>R</td><td>R</td><td>R</td><td>R</td></tr></table>								R	R	R	R	R	R	R	R																		
R	R	R	R	R	R	R	R																											
Port A Output Data Register (ODRA)	6 0	bit	<table><tr><td>ODRA7</td><td>ODRA6</td><td>ODRA5</td><td>ODRA4</td><td>ODRA3</td><td>ODRA2</td><td>ODRA1</td><td>ODRA0</td></tr></table>								ODRA7	ODRA6	ODRA5	ODRA4	ODRA3	ODRA2	ODRA1	ODRA0																
		ODRA7	ODRA6	ODRA5	ODRA4	ODRA3	ODRA2	ODRA1	ODRA0																									
		During reset	(Note 2)																															
R/W	<table><tr><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td></tr></table>								R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W																		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W																											
Port B Input Data Register (IDRB)	6 1	bit	<table><tr><td>IDRB7</td><td>IDRB6</td><td>IDRB5</td><td>IDRB4</td><td>IDRB3</td><td>IDRB2</td><td>IDRB1</td><td>IDRB0</td></tr></table>								IDRB7	IDRB6	IDRB5	IDRB4	IDRB3	IDRB2	IDRB1	IDRB0																
		IDRB7	IDRB6	IDRB5	IDRB4	IDRB3	IDRB2	IDRB1	IDRB0																									
		During reset	(Note 1)																															
R/W	<table><tr><td>R</td><td>R</td><td>R</td><td>R</td><td>R</td><td>R</td><td>R</td><td>R</td></tr></table>								R	R	R	R	R	R	R	R																		
R	R	R	R	R	R	R	R																											
Port B Output Data Register (ODRB)	6 1	bit	<table><tr><td>ODRB7</td><td>ODRB6</td><td>ODRB5</td><td>ODRB4</td><td>ODRB3</td><td>ODRB2</td><td>ODRB1</td><td>ODRB0</td></tr></table>								ODRB7	ODRB6	ODRB5	ODRB4	ODRB3	ODRB2	ODRB1	ODRB0																
		ODRB7	ODRB6	ODRB5	ODRB4	ODRB3	ODRB2	ODRB1	ODRB0																									
		During reset	(Note 2)																															
R/W	<table><tr><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td></tr></table>								R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W																		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W																											
Port C Input Data Register (IDRC)	6 2	bit	<table><tr><td>IDRC7</td><td>IDRC6</td><td>IDRC5</td><td>IDRC4</td><td>IDRC3</td><td>IDRC2</td><td>IDRC1</td><td>IDRC0</td></tr></table>								IDRC7	IDRC6	IDRC5	IDRC4	IDRC3	IDRC2	IDRC1	IDRC0																
		IDRC7	IDRC6	IDRC5	IDRC4	IDRC3	IDRC2	IDRC1	IDRC0																									
		During reset	(Note 1)																															
R/W	<table><tr><td>R</td><td>R</td><td>R</td><td>R</td><td>R</td><td>R</td><td>R</td><td>R</td></tr></table>								R	R	R	R	R	R	R	R																		
R	R	R	R	R	R	R	R																											
Port C Output Data Register (ODRC)	6 2	bit	<table><tr><td>ODRC7</td><td>ODRC6</td><td>ODRC5</td><td>ODRC4</td><td>ODRC3</td><td>ODRC2</td><td>ODRC1</td><td>ODRC0</td></tr></table>								ODRC7	ODRC6	ODRC5	ODRC4	ODRC3	ODRC2	ODRC1	ODRC0																
		ODRC7	ODRC6	ODRC5	ODRC4	ODRC3	ODRC2	ODRC1	ODRC0																									
		During reset	(Note 2)																															
R/W	<table><tr><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td></tr></table>								R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W																		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W																											
Port D Input Data Register (IDRD)	6 3	bit	<table><tr><td>IDRD7</td><td>IDRD6</td><td>IDRD5</td><td>IDRD4</td><td>IDRD3</td><td>IDRD2</td><td>IDRD1</td><td>IDRD0</td></tr></table>								IDRD7	IDRD6	IDRD5	IDRD4	IDRD3	IDRD2	IDRD1	IDRD0																
		IDRD7	IDRD6	IDRD5	IDRD4	IDRD3	IDRD2	IDRD1	IDRD0																									
		During reset	(Note 1)																															
R/W	<table><tr><td>R</td><td>R</td><td>R</td><td>R</td><td>R</td><td>R</td><td>R</td><td>R</td></tr></table>								R	R	R	R	R	R	R	R																		
R	R	R	R	R	R	R	R																											
Port D Output Data Register (ODRD)	6 3	bit	<table><tr><td>ODRD7</td><td>ODRD6</td><td>ODRD5</td><td>ODRD4</td><td>ODRD3</td><td>ODRD2</td><td>ODRD1</td><td>ODRD0</td></tr></table>								ODRD7	ODRD6	ODRD5	ODRD4	ODRD3	ODRD2	ODRD1	ODRD0																
		ODRD7	ODRD6	ODRD5	ODRD4	ODRD3	ODRD2	ODRD1	ODRD0																									
		During reset	(Note 2)																															
R/W	<table><tr><td>W</td><td>W</td><td>W</td><td>W</td><td>W</td><td>W</td><td>W</td><td>W</td></tr></table>								W	W	W	W	W	W	W	W																		
W	W	W	W	W	W	W	W																											
Port E Input Data Register (IDRE)	6 4	bit	<table><tr><td>IDRE7</td><td>IDRE6</td><td>IDRE5</td><td>IDRE4</td><td>IDRE3</td><td>IDRE2</td><td>IDRE1</td><td>IDRE0</td></tr></table>								IDRE7	IDRE6	IDRE5	IDRE4	IDRE3	IDRE2	IDRE1	IDRE0																
		IDRE7	IDRE6	IDRE5	IDRE4	IDRE3	IDRE2	IDRE1	IDRE0																									
		During reset	(Note 1)																															
R/W	<table><tr><td>R</td><td>R</td><td>R</td><td>R</td><td>R</td><td>R</td><td>R</td><td>R</td></tr></table>								R	R	R	R	R	R	R	R																		
R	R	R	R	R	R	R	R																											
Port E Output Data Register (ODRE)	6 4	bit	<table><tr><td>ODRE7</td><td>ODRE6</td><td>ODRE5</td><td>ODRE4</td><td>ODRE3</td><td>ODRE2</td><td>ODRE1</td><td>ODRE0</td></tr></table>								ODRE7	ODRE6	ODRE5	ODRE4	ODRE3	ODRE2	ODRE1	ODRE0																
		ODRE7	ODRE6	ODRE5	ODRE4	ODRE3	ODRE2	ODRE1	ODRE0																									
		During reset	(Note 2)																															
R/W	<table><tr><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>W</td><td>W</td><td>W</td><td>W</td></tr></table>								R/W	R/W	R/W	R/W	W	W	W	W																		
R/W	R/W	R/W	R/W	W	W	W	W																											
Port F Input Data Register (IDRF)	6 5	bit	<table><tr><td>IDRF7</td><td>IDRF6</td><td>IDRF5</td><td>IDRF4</td><td>IDRF3</td><td>IDRF2</td><td>IDRF1</td><td>IDRF0</td></tr></table>								IDRF7	IDRF6	IDRF5	IDRF4	IDRF3	IDRF2	IDRF1	IDRF0																
		IDRF7	IDRF6	IDRF5	IDRF4	IDRF3	IDRF2	IDRF1	IDRF0																									
		During reset	(Note 1)																															
R/W	<table><tr><td>R</td><td>R</td><td>R</td><td>R</td><td>R</td><td>R</td><td>R</td><td>R</td></tr></table>								R	R	R	R	R	R	R	R																		
R	R	R	R	R	R	R	R																											
Port F Output Data Register (ODRF)	6 5	bit	<table><tr><td>ODRF7</td><td>ODRF6</td><td>ODRF5</td><td>ODRF4</td><td>ODRF3</td><td>ODRF2</td><td>ODRF1</td><td>ODRF0</td></tr></table>								ODRF7	ODRF6	ODRF5	ODRF4	ODRF3	ODRF2	ODRF1	ODRF0																
		ODRF7	ODRF6	ODRF5	ODRF4	ODRF3	ODRF2	ODRF1	ODRF0																									
		During reset	(Note 2)																															
R/W	<table><tr><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td></tr></table>								R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W																		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W																											

Note: 1. Fetches terminal status.

Note: 2. Undefined until data is written.



Register	Mnemonic	Address	Remarks							
Port G Input Data Register (IDRG)	6 6	bit	—	—	IDRG5	IDRG4	IDRG3	IDRG2	IDRG1	IDRG0
		During reset	1	1	(Note 1)					
		R/W			R	R	R	R	R	R
Note: 1. Fetches terminal status										
Port A Data Direction Register (DDRA)	7 0	bit	DDRA7	DDRA6	DDRA5	DDRA4	DDRA3	DDRA2	DDRA1	DDRA0
		During reset	0	0	0	0	0	0	0	0
		R/W	W	W	W	W	W	W	W	W
Port B Data Direction Register (DDRB)	7 1	bit	DDRB7	DDRB6	DDRB5	DDRB4	DDRB3	DDRB2	DDRB1	DDRB0
		During reset	0	0	0	0	0	0	0	0
		R/W	W	W	W	W	W	W	W	W
Port C Data Direction Register (DDRC)	7 2	bit	DDRC7	DDRC6	DDRC5	DDRC4	DDRC3	DDRC2	DDRC1	DDRC0
		During reset	0	0	0	0	0	0	0	0
		R/W	W	W	W	W	W	W	W	W
Port D Data Direction Register (DDRD)	7 3	bit	DDRD7	DDRD6	DDRD5	DDRD4	DDRD3	DDRD2	DDRD1	DDRD0
		During reset	0	0	0	0	0	0	0	0
		R/W	W	W	W	W	W	W	W	W
Port E Data Direction Register (DDRE)	7 4	bit	DDRE7	DDRE6	DDRE5	DDRE4	DDRE3	DDRE2	DDRE1	DDRE0
		During reset	0	0	0	0	0	0	0	0
		R/W	W	W	W	W	W	W	W	W
Port F Data Direction Register (DDRF)	7 5	bit	DDRF7	DDRF6	DDRF5	DDRF4	DDRF3	DDRF2	DDRF1	DDRF0
		During reset	0	0	0	0	0	0	0	0
		R/W	W	W	W	W	W	W	W	W