SN74LVC541 OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS

SCASSORR - IANITARY 1993 - REVISED IIII V 1995

- EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process
- Typical V_{OLP} (Output Ground Bounce)
 0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- Typical V_{OHV} (Output V_{OH} Undershoot)
 2 V at V_{CC} = 3.3 V, T_A = 25°C
- Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages

DB, DW, OR PW PACKAGE

OE1	1	U 20	vcc
A1 [2	19	OE2
A2 [18] Y1
		17] Y2
A4 [] Y3
		15] Y4
A6 [7	14] Y5
A7 [8	13] Y6
A8 [9	12] Y7
GND	10	11	Y8

description

This octal buffer/driver is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74LVC541 is ideal for driving bus lines or buffering memory address registers. The device features inputs and outputs on opposite sides of the package to facilitate printed-circuit-board layout.

The 3-state control gate is a 2-input AND gate with active-low inputs so that if either output enable (OE1 or OE2) input is high, all eight outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74LVC541 is characterized for operation from -40°C to 85°C.

FUNCTION TABLE

INPUTS			OUTPUT		
ŌE1	OE2	A _.	Y		
L	L	L	L		
L	L	Н	н		
н	X	X	Z		
Х	н	Х	Z		

EPIC is a trademark of Texas Instruments Incorporated.




SCAS298B - JANUARY 1993 - REVISED JULY 1995

logic symbolt

OE1 EN 19 OE2 18 Y1 17 Y2 A2 4 16 **Y3** A3 5 15 A4 6 14 A5 13 YA A6 12 9 11 **Y8**

logic diagram (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V _{CC}		-0.5 V to 4.6 V
Output voltage range, V _O (see Notes 1 and 2)		-0.5 V to Vcc + 0.5 V
Input clamp current, I _{IK} (V _I < 0)		–50 mA
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC})		±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})		±50 mA
Continuous current through V _{CC} or GND		±100 mA
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 3):		
	DW package	1.6 W
	PW package	0.7 W
Storage temperature range, T _{stg}		

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

- 2. This value is limited to 4.6 V maximum.
- The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.
 For more information, refer to the Package Thermal Considerations application note in the 1994 ABT Advanced BiCMOS Technology Data Book, literature number SCBD002B.



SN74LVC541 OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS

SCAS298B - JANUARY 1993 - REVISED JULY 1996

recommended operating conditions (see Note 4)

		_	MIN	MAX	UNIT
Vcc	Supply voltage		2.7	3.6	٧
ViH	High-level input voltage	V _{CC} ≈ 2.7 V to 3.6 V	2		٧
VIL	Low-level input voltage	V _{CC} = 2.7 V to 3.6 V		8.0	٧
٧ı	Input voltage		0	5.5	٧
٧o	Output voltage		0	Vcc	٧
1	High-level output current	V _{CC} ≈ 2.7 V		-12	4
JOH		V _{CC} ≈ 3 V		-24	mA
	Low-level output current VCC ≈ 2.7 V VCC ≈ 3 V	V _{CC} ≈ 2.7 V		12	
IOL			24	mA	
Δt/ΔV	Input transition rise or fall rate		0	10	ns/V
TA	Operating free-air temperature		-40	85	ů

NOTE 4: Unused inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	Vcc†	MIN TYP#	MAX	UNIT	
•	I _{OH} = -100 μA	MIN to MAX	V _{CC} -0.2			
Ver	laur 10 mA	2.7	2.2		v	
VOH	I _{OH} = – 12 mA	3	2.4		\	
	I _{OH} = -24 mA	3	2			
	I _{OL} = 100 μA	MIN to MAX		0.2	0.2 0.4 V	
VOL	I _{OL} = 12 mA	2.7		0.4		
	1 _{OL} = 24 mA	3		0.55		
1	V ₁ = 5.5 V or GND	3.6		±5	μА	
loz	Vo = Vcc or GND	3.6		±10	μА	
lcc	V _I = V _{CC} or GND, I _O = 0	3.6		20	μА	
Δlcc	One input at V _{CC} = 0.6 V, Other inputs at V _{CC} or GND	3 V to 3.6 V		500	μА	
Ci	VI = VCC or GND	3.3	5.5		pF	
C _o	VO = VCC or GND	3.3	5.8		pF	

[†] For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)			V _{CC} = 2.7 V		UNIT	
	(14501)	(OUTPUT)	MIN	MAX	MIN	MAX	
^t pd	Α	Υ	1.5	7		8	ns
ten	ŌĒ	Y	1.5	8		9	ns
^t dis	ŌĒ	Y	1.5	7.5		8.5	ns

 $[\]ddagger$ All typical values are at VCC = 3.3 V, TA = 25°C.

SCAS298B - JANUARY 1993 - REVISED JULY 1996

operating characteristics, $V_{CC} = 3.3 \text{ V}$, $T_{A} = 25^{\circ}\text{C}$

PARAMETER		TEST CO	TYP	UNIT		
C _{pd} Power dissipation capacitance per buffer/drive	Power dissination cannoitance per buffer/driver	Outputs enabled	C _L = 50 pF,	f = 10 MHz	26.7	
	r ower dissipation capacitance per buller/unver	Outputs disabled			1.8	pF

PARAMETER MEASUREMENT INFORMATION TEST S1 500 Ω O Open tpd Open From Output tpLZ/tpzL 6 V GND **Under Test** GND tpHZ/tpZH CL = 50 pF **500** Ω (see Note A) 2.7 V LOAD CIRCUIT FOR OUTPUTS 1.5 V **Timing Input** tw tsu 2.7 V 2.7 V 1.5 V Input Data Input 1.5 V 1.5 V nν nν **VOLTAGE WAVEFORMS VOLTAGE WAVEFORMS PULSE DURATION** SETUP AND HOLD TIMES 2.7 V 2.7 V Output Input 1.5 V 1.5 V 1.5 V Control 0 V 0 V **tPZL tPHL** tpi H **tpLZ** Output VOH 3 V Waveform 1 Output 1.5 V S1 at 6 V VOL (see Note B) tpHZ **t**PLH tPHL : tpzH -Output VOH Waveform 2 V_{OH} - 0.3 V Output 1.5 V 1.5 V S1 at GND VOL - 0 V (see Note B) **VOLTAGE WAVEFORMS VOLTAGE WAVEFORMS** PROPAGATION DELAY TIMES **ENABLE AND DISABLE TIMES** INVERTING AND NONINVERTING OUTPUTS LOW- AND HIGH-LEVEL ENABLING

- NOTES: A. C_L includes probe and Jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_{O} = 50 Ω , $t_{r} \leq$ 2.5 ns, $t_{f} \leq$ 2.5 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tpLZ and tpHZ are the same as tdis.
 - F. tpzL and tpzH are the same as ten-
 - G. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms

