



Integrated Device Technology, Inc.

FAST CMOS 18-BIT REGISTER

IDT54/74FCT16823AT/BT/CT/ET
IDT54/74FCT162823AT/BT/CT/ET

FEATURES:

- **Common features:**
 - 0.5 MICRON CMOS Technology
 - **High-speed, low-power CMOS replacement for ABT functions**
 - **Typical tsk(o) (Output Skew) < 250ps**
 - **Low input and output leakage $\leq 1\mu\text{A}$ (max.)**
 - ESD > 2000V per MIL-STD-883, Method 3015;
> 200V using machine model (C = 200pF, R = 0)
 - 25 mil Center SSOP and Cerpack Packages and 19.6 mil pitch TSSOP Package
 - Extended commercial range of -40°C to +85°C
 - Vcc = 5V $\pm 10\%$
- **Features for FCT16823AT/BT/CT/ET:**
 - High drive outputs (-32mA IOH, 64mA IOL)
 - Power off disable outputs permit "live insertion"
 - Typical VOLP (Output Ground Bounce) < 1.0V at Vcc = 5V, TA = 25°C
- **Features for FCT162823AT/BT/CT/ET:**
 - Balanced Output Drivers: $\pm 24\text{mA}$ (commercial),
 $\pm 16\text{mA}$ (military)
 - Reduced system switching noise
 - Typical VOLP (Output Ground Bounce) < 0.6V at Vcc = 5V, TA = 25°C



DESCRIPTION:

The IDT54/74FCT16823AT/BT/CT/ET and IDT54/74FCT162823AT/BT/CT/ET 18-bit bus interface registers are built using advanced, dual metal CMOS technology. These high-speed, low-power registers with clock enable (xCLKEN) and clear (xCLR) controls are ideal for parity bus interfacing in high-performance synchronous systems. The control inputs are organized to operate the device as two 9-bit registers or one 18-bit register. Flow-through organization of signal pins simplifies layout. All inputs are designed with hysteresis for improved noise margin.

The IDT54/74FCT16823AT/BT/CT/ET are ideally suited for driving high-capacitance loads and low-impedance backplanes. The output buffers are designed with power off disable capability to allow "live insertion" of boards when used as backplane drivers.

The IDT54/74FCT162823AT/BT/CT/ET have balanced output drive with current limiting resistors. This offers low ground bounce, minimal undershoot, and controlled output fall times – reducing the need for external series terminating resistors. The IDT54/74FCT162823AT/BT/CT/ET are plug-in replacements for the IDT54/74FCT16823AT/BT/CT/ET and 54/74ABT16823 for on-board interface applications.

FUNCTIONAL BLOCK DIAGRAM




The IDT logo is a registered trademark of Integrated Device Technology, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES


APRIL 1994

PIN CONFIGURATIONS



SSOP
TSSOP
TOP VIEW

2772 drw 03



CERPACK
TOP VIEW

2772 drw 04

PIN DESCRIPTION

Pin Names	Description
xDx	Data inputs
xCLK	Clock Inputs
xCLKEN	Clock Enable Inputs (Active LOW)
xCLR	Asynchronous clear Inputs (Active LOW)
xOE	Output Enable Inputs (Active LOW)
xQx	3-State Outputs

2772 tbl 01

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Commercial	Military	Unit
V _{TERM} ⁽²⁾	Terminal Voltage with Respect to GND	−0.5 to +7.0	−0.5 to +7.0	V
V _{TERM} ⁽³⁾	Terminal Voltage with Respect to GND	−0.5 to V _{CC} +0.5	−0.5 to V _{CC} +0.5	V
T _A	Operating Temperature	−40 to +85	−55 to +125	°C
T _{BIAS}	Temperature Under Bias	−55 to +125	−65 to +135	°C
T _{STG}	Storage Temperature	−55 to +125	−65 to +150	°C
P _T	Power Dissipation	1.0	1.0	W
I _{OUT}	DC Output Current	−60 to +120	−60 to +120	mA

2772 lmk 03

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- All device terminals except FCT162XXXXT Output and I/O terminals.
- Output and I/O terminals for FCT162XXXXT.

FUNCTION TABLE⁽¹⁾

Inputs					Outputs	Function
xOE	xCLR	xCLKEN	xCLK	xDx	xQx	
H	X	X	X	X	Z	High Z
L	L	X	X	X	L	Clear
L	H	H	X	X	Q ⁽²⁾	Hold
H	H	L	↑	L	Z	Load
H	H	L	↑	H	Z	
L	H	L	↑	L	L	
L	H	L	↑	H	H	

NOTES:

2772 tbl 02

- H = HIGH Voltage Level
L = LOW Voltage Level
X = Don't Care
Z = High Impedance
- Output level before indicated steady-state input conditions were established.

CAPACITANCE (T_A = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Typ.	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 0V	3.5	6.0	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	3.5	8.0	pF

NOTE:

2772 lmk 04

- This parameter is measured at characterization but not tested.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Commercial: TA = -40°C to +85°C, VCC = 5.0V ± 10%; Military: TA = -55°C to +125°C, VCC = 5.0V ± 10%

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Typ. ⁽²⁾	Max.	Unit
V _{IH}	Input HIGH Level	Guaranteed Logic HIGH Level		2.0	—	—	V
V _{IL}	Input LOW Level	Guaranteed Logic LOW Level		—	—	0.8	V
I _{IH}	Input HIGH Current (Input pins) ⁽⁵⁾	V _{CC} = Max.	V _I = V _{CC}	—	—	±1	μA
	Input HIGH Current (I/O pins) ⁽⁵⁾			—	—	±1	
I _{IL}	Input LOW Current (Input pins) ⁽⁵⁾		V _I = GND	—	—	±1	
	Input LOW Current (I/O pins) ⁽⁵⁾			—	—	±1	
I _{OZH}	High Impedance Output Current (3-State Output pins) ⁽⁵⁾	V _{CC} = Max.	V _O = 2.7V	—	—	±1	μA
I _{OZL}			V _O = 0.5V	—	—	±1	
V _{IK}	Clamp Diode Voltage	V _{CC} = Min., I _{IN} = -18mA		—	-0.7	-1.2	V
I _{OS}	Short Circuit Current	V _{CC} = Max., V _O = GND ⁽³⁾		-80	-140	-225	mA
I _O	Output Drive Current	V _{CC} = Max., V _O = 2.5V ⁽³⁾		-50	—	-180	mA
V _H	Input Hysteresis	—		—	100	—	mV
I _{CC1}	Quiescent Power Supply Current	V _{CC} = Max., V _{IN} = GND or V _{CC}		—	5	500	μA
I _{CCH}							
I _{CCZ}							

2772 Ink 05

OUTPUT DRIVE CHARACTERISTICS FOR FCT16823T

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Typ. ⁽²⁾	Max.	Unit
V _{OH}	Output HIGH Voltage	V _{CC} = Min. V _{IN} = V _{IH} or V _{IL}	I _{OH} = -3mA	2.5	3.5	—	V
			I _{OH} = -12mA MIL.	2.4	3.5	—	V
			I _{OH} = -15mA COM'L.	2.0	3.0	—	V
			I _{OH} = -24mA MIL. I _{OH} = -32mA COM'L. ⁽⁴⁾				
V _{OL}	Output LOW Voltage	V _{CC} = Min. V _{IN} = V _{IH} or V _{IL}	I _{OL} = 48mA MIL. I _{OL} = 64mA COM'L.	—	0.2	0.55	V
I _{OFF}	Input/Output Power Off Leakage ⁽⁵⁾	V _{CC} = 0V, V _{IN} or V _O ≤ 4.5V		—	—	±1	μA

2772 Ink 06

OUTPUT DRIVE CHARACTERISTICS FOR FCT162823T

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Typ. ⁽²⁾	Max.	Unit
I _{ODL}	Output LOW Current	V _{CC} = 5V, V _{IN} = V _{IH} or V _{IL} , V _{OUT} = 1.5V ⁽³⁾		60	115	150	mA
I _{ODH}	Output HIGH Current	V _{CC} = 5V, V _{IN} = V _{IH} or V _{IL} , V _{OUT} = 1.5V ⁽³⁾		-60	-115	-150	mA
V _{OH}	Output HIGH Voltage	V _{CC} = Min. V _{IN} = V _{IH} or V _{IL}	I _{OH} = -16mA MIL. I _{OH} = -24mA COM'L.	2.4	3.3	—	V
V _{OL}	Output LOW Voltage	V _{CC} = Min. V _{IN} = V _{IH} or V _{IL}	I _{OL} = 16mA MIL. I _{OL} = 24mA COM'L.	—	0.3	0.55	V

NOTES:

- For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at V_{CC} = 5.0V, +25°C ambient.
- Not more than one output should be tested at one time. Duration of the test should not exceed one second.
- Duration of the condition can not exceed one second.
- The test limit for this parameter is ± 5μA at TA = -55°C.

2772 Ink 07

POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Typ. ⁽²⁾	Max.	Unit
ΔI_{CC}	Quiescent Power Supply Current TTL Inputs HIGH	$V_{CC} = \text{Max.}$ $V_{IN} = 3.4V^{(3)}$		—	0.5	1.5	mA
I_{CCD}	Dynamic Power Supply Current ⁽⁴⁾	$V_{CC} = \text{Max.}$ Outputs Open $\overline{xOE} = \overline{xCLKEN} = \text{GND}$ One Input Toggling 50% Duty Cycle	$V_{IN} = V_{CC}$ $V_{IN} = \text{GND}$	—	75	120	$\mu A/\text{MHz}$
I_C	Total Power Supply Current ⁽⁶⁾	$V_{CC} = \text{Max.}$ Outputs Open $f_{CP} = 10\text{MHz}$ 50% Duty Cycle $\overline{xOE} = \overline{xCLKEN} = \text{GND}$ at $f_i = 5\text{MHz}$ 50% Duty Cycle One Bit Toggling	$V_{IN} = V_{CC}$ $V_{IN} = \text{GND}$	—	0.8	1.7	mA
			$V_{IN} = 3.4V$ $V_{IN} = \text{GND}$	—	1.3	3.2	
		$V_{CC} = \text{Max.}$ Outputs Open $f_{CP} = 10\text{MHz}$ 50% Duty Cycle $\overline{xOE} = \overline{xCLKEN} = \text{GND}$ at $f_i = 2.5\text{MHz}$ 50% Duty Cycle Eighteen Bits Toggling	$V_{IN} = V_{CC}$ $V_{IN} = \text{GND}$	—	4.2	7.1 ⁽⁵⁾	
			$V_{IN} = 3.4V$ $V_{IN} = \text{GND}$	—	9.2	22.1 ⁽⁵⁾	

NOTES:

2772 tbl 08

- For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at $V_{CC} = 5.0V$, $+25^\circ\text{C}$ ambient.
- Per TTL driven input ($V_{IN} = 3.4V$). All other inputs at V_{CC} or GND.
- This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
- Values for these conditions are examples of the I_{CC} formula. These limits are guaranteed but not tested.
- $I_C = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}$
 $I_C = I_{CC} + \Delta I_{CC} \text{ DHNT} + I_{CCD} (f_{CP} \text{NCP}/2 + f_i \text{Ni})$
 I_{CC} = Quiescent Current (I_{CCL} , I_{CCH} and I_{CCZ})
 ΔI_{CC} = Power Supply Current for a TTL High Input ($V_{IN} = 3.4V$)
 DH = Duty Cycle for TTL Inputs High
 NT = Number of TTL Inputs at DH
 I_{CCD} = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
 f_{CP} = Clock Frequency for Register Devices (Zero for Non-Register Devices)
 NCP = Number of Clock Inputs at f_{CP}
 f_i = Input Frequency
 Ni = Number of Inputs at f_i

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

Symbol	Parameter	Condition ⁽¹⁾	FCT16823AT/162823AT				FCT16823BT/162823BT				Unit
			Com'l.		Mil.		Com'l.		Mil.		
			Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	
tPLH tPHL	Propagation Delay xCLK to xQx	C _L = 50pF R _L = 500Ω	1.5	10.0	1.5	11.5	1.5	7.5	1.5	8.5	ns
		C _L = 300pF ⁽⁵⁾ R _L = 500Ω	1.5	20.0	1.5	20.0	1.5	15.0	1.5	16.0	
tPHL	Propagation Delay xCLR to xQx	C _L = 50pF R _L = 500Ω	1.5	14.0	1.5	15.0	1.5	9.0	1.5	9.5	ns
tpZH tpZL	Output Enable Time xOE to xQx	C _L = 50pF R _L = 500Ω	1.5	12.0	1.5	13.0	1.5	8.0	1.5	9.0	ns
		C _L = 300pF ⁽⁵⁾ R _L = 500Ω	1.5	23.0	1.5	25.0	1.5	15.0	1.5	16.0	
tPHZ tPLZ	Output Disable Time xOE to xQx	C _L = 5pF ⁽⁵⁾ R _L = 500Ω	1.5	7.0	1.5	8.0	1.5	6.5	1.5	7.0	ns
		C _L = 50pF R _L = 500Ω	1.5	8.0	1.5	9.0	1.5	7.5	1.5	8.0	
tsu	Set-up Time HIGH or LOW xDx to xCLK	C _L = 50pF R _L = 500Ω	4.0	—	4.0	—	3.0	—	3.0	—	ns
tH	Hold Time HIGH or LOW xDx to xCLK		2.0	—	2.0	—	1.5	—	1.5	—	ns
tsu	Set-up Time HIGH or LOW xCLKEN to xCLK		4.0	—	4.0	—	3.0	—	3.0	—	ns
tH	Hold Time HIGH or LOW xCLKEN to xCLK		2.0	—	2.0	—	0	—	0	—	ns
tw	xCLK Pulse Width HIGH or LOW		7.0	—	7.0	—	6.0	—	6.0	—	ns
tw	xCLR Pulse Width LOW		6.0	—	7.0	—	6.0	—	6.0	—	ns
tREM	Recovery Time xCLR to xCLK		6.0	—	7.0	—	6.0	—	6.0	—	ns
tsk(o)	Output Skew ⁽³⁾		—	0.5	—	0.5	—	0.5	—	0.5	ns

NOTES:

2772 tbl 09

- See test circuit and waveforms.
- Minimum limits are guaranteed but not tested on Propagation Delays.
- Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by design.
- This limit is guaranteed but not tested.
- This condition is guaranteed but not tested

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

Symbol	Parameter	Condition ⁽¹⁾	FCT16823CT/162823CT				FCT16823ET/162823ET				Unit
			Com'l.		Mil.		Com'l.		Mil.		
			Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	
tPLH tPHL	Propagation Delay xCLK to xQx	CL = 50pF RL = 500Ω	1.5	6.0	1.5	7.0	1.5	4.4	—	—	ns
		CL = 300pF ⁽⁵⁾ RL = 500Ω	1.5	12.5	1.5	13.5	1.5	8.0	—	—	
tPHL	Propagation Delay xCLR to xQx	CL = 50pF RL = 500Ω	1.5	8.0	1.5	8.5	1.5	4.4	—	—	ns
tPZH tPZL	Output Enable Time xOE to xQx	CL = 50pF RL = 500Ω	1.5	7.0	1.5	8.0	1.5	4.4	—	—	ns
		CL = 300pF ⁽⁵⁾ RL = 500Ω	1.5	12.5	1.5	13.5	1.5	9.0	—	—	
tPHZ tPLZ	Output Disable Time xOE to xQx	CL = 5pF ⁽⁵⁾ RL = 500Ω	1.5	6.2	1.5	6.2	1.5	3.6	—	—	ns
		CL = 50pF RL = 500Ω	1.5	6.5	1.5	6.5	1.5	3.6	—	—	
tSU	Set-up Time HIGH or LOW xDx to xCLK	CL = 50pF RL = 500Ω	3.0	—	3.0	—	1.5	—	—	—	ns
tH	Hold Time HIGH or LOW xDx to xCLK		1.5	—	1.5	—	0.0	—	—	—	ns
tSU	Set-up Time HIGH or LOW xCLKEN to xCLK		3.0	—	3.0	—	2.5	—	—	—	ns
tH	Hold Time HIGH or LOW xCLKEN to xCLK		0	—	0	—	0.0	—	—	—	ns
tw	xCLK Pulse Width HIGH or LOW		6.0	—	6.0	—	3.0 ⁽⁴⁾	—	—	—	ns
tw	xCLR Pulse Width LOW		6.0	—	6.0	—	3.0 ⁽⁴⁾	—	—	—	ns
tREM	Recovery Time xCLR to xCLK		6.0	—	6.0	—	3.0	—	—	—	ns
tsk(o)	Output Skew ⁽³⁾		—	0.5	—	0.5	—	0.5	—	—	ns


NOTES:

- See test circuit and waveforms.
- Minimum limits are guaranteed but not tested on Propagation Delays.
- Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by design.
- This limit is guaranteed but not tested.
- This condition is guaranteed but not tested.

2772 tbl 10

TEST CIRCUITS AND WAVEFORMS

TEST CIRCUITS FOR ALL OUTPUTS



2772 drw 05


SWITCH POSITION

Test	Switch
Open Drain Disable Low Enable Low	Closed
All Other Tests	Open

2772 lmk 10


DEFINITIONS:
CL = Load capacitance; includes jig and probe capacitance.
RT = Termination resistance; should be equal to ZOUT of the Pulse Generator.

SET-UP, HOLD AND RELEASE TIMES




2772 drw 06

PULSE WIDTH




2772 drw 07

PROPAGATION DELAY



2772 drw 08

ENABLE AND DISABLE TIMES



2772 drw 09

- NOTES:**
1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH
 2. Pulse Generator for All Pulses: Rate ≤ 1.0MHz; tr ≤ 2.5ns; th ≤ 2.5ns

ORDERING INFORMATION

IDT	XX	FCT	XXXX	X	X	
	Temp. Range		Device Type	Package	Process	
					Blank B	Commercial MIL-STD-883, Class B
					PV PA E	Shrink Small Outline Package (SO56-1) Thin Shrink Small Outline Package (SO56-2) CERPACK (E56-1)
					16823AT 16823BT 16823CT 16823ET 162823AT 162823BT 162823CT 162823ET	Non-Inverting 18-Bit Register
					54 74	−55°C to +125°C −40°C to +85°C

2772 drw 10