

# 1. **DESCRIPTION**

The XD754410 is a quadruple high-current half-H driver designed to provide bidirectional drive currents up to 1 A at voltages from 4.5 V to 36 V. The device is designed to drive inductive loads such as relays, solenoids, DC and bipolar stepping motors, as well as other high-current/high-voltage loads in positive- supply applications.

All inputs are compatible with TTL-and low-level CMOS logic. Each output (Y) is a complete totempole driver with a Darlington transistor sink and a pseudo-Darlington source.Drivers are enabled in pairs with drivers 1 and 2 enabled by 1,2EN and drivers 3 and 4 enabled by 3,4EN. When an enable input is high, the associated drivers are enabled and their outputs become active and in phase with their inputs. When the enable input is low, those drivers and their outputs are off and in a high- impedance state. With the proper data inputs, each pair of drivers form a full-H (or bridge) reversible drive suitable for solenoid or motor applications.

A separate supply voltage ( $V_{CC1}$ ) is provided for the logic input circuits to minimize device power dissipation. Supply voltage  $V_{CC2}$  is used for the output circuits.

# 2. FEATURES

- 1-A Output-Current Capability Per Driver
- Applications Include Half-H and Full-H Solenoid Drivers and Motor Drivers
- Designed for Positive-Supply Applications
- Wide Supply-Voltage Range of 4.5 V to 36 V
- TTL- and CMOS-Compatible High-Impedance Diode-Clamped Inputs
- Separate Input-Logic Supply
- Thermal Shutdown
- Internal ESD Protection
- Input Hysteresis Improves Noise Immunity
- 3-State Outputs
- Minimized Power Dissipation
- Sink/Source Interlock Circuitry Prevents Simultaneous Conduction
- No Output Glitch During Power Up or Power Down

# 3. APPLICATIONS

- Stepper Motor Drivers
- DC Motor Drivers
- Latching Relay Drivers



# 4. SIMPLIFIED SCHEMATIC



# 5. PIN CONFIGURATION AND FUNCTIONS



PIN		7/05		
NAME	NO.	ТҮРЕ	DESCRIPTION	
1,2EN	1	I	Enable driver channels 1 and 2 (active high input)	
<1:4>A	2, 7, 10, 15	Ι	Driver inputs, non-inverting	
<1:4>Y	3, 6, 11, 14	0	Driver outputs	
GROUND	4, 5, 12, 13	_	Device ground and heat sink pin. Connect to circuit board ground plane with multiple solid vias	
V <sub>CC2</sub>	8	_	Power VCC for drivers 4.5V to 36V	
3,4EN	9	I	Enable driver channels 3 and 4 (active high input)	
V <sub>CC1</sub>	16	_	5V supply for internal logic translation	



# 6. SPECIFICATIONS

## 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)(2)</sup>

		MIN	MAX	UNIT
V <sub>CC1</sub>	Output supply voltage range	-0.5	36	V
V <sub>CC2</sub>	Output supply voltage range	-0.5	36	V
VI	Input voltage	-0.5	36	V
Vo	Output voltage range	-3	V <sub>CC2</sub> + 3	V
IP	Peak output current		±2	А
lo	Continuous output current		±1	А
PD	Continuous total power dissipation at (or below) 25°C free-air temperature <sup>(3)</sup>		2075	mW
T <sub>A</sub>	Operating free-air temperature range	-40	85	°C
Tj	Operating virtual junction temperature range	-40	150	°C
T <sub>stg</sub>	Storage temperature range		260	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to network GND.

(3) For operation above 25°C free-air temperature, derate linearly at the rate of 16.6 mW/°C. To avoid exceeding the design maximum virtual junction temperature, these ratings should not be exceeded. Due to variations in individual device electrical characteristics and thermal resistance, the built-in thermal overload protection can be activated at power levels slightly above or below the rated dissipation.

# 6.2 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V <sub>CC1</sub>	Logic supply voltage	4.5	5.5	V
V <sub>CC2</sub>	Output supply voltage	4.5	36	V
V <sub>IH</sub>	High-level input voltage	2	5.5	V
V <sub>IL</sub>	Low-level input voltage	-0.3(1)	0.8	V
T,	Operating virtual junction temperature	-40	85	°C
T <sub>A</sub>	Operating free-air temperature	-40	85	°C

(1) The algebraic convention, in which the least positive (most negative) limit is designated as minimum, is used in this data sheet for logic voltage levels.

### 6.3 Thermal Information

		XD754410	
THERMAL METRIC <sup>(1)</sup>	THERMAL METRIC <sup>(1)</sup>		
		16 PINS	
Reja	Junction-to-ambient thermal resistance	60	°C/W

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report.



## 6.4 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

PAF	PARAMETER		TEST CONDITIONS		ТҮР	MAX	UNIT	
VIK	Input clamp voltage		I <sub>1</sub> = -12 mA		-0.9	-1.5	V	
		I <sub>он</sub> = -0.5 А		V <sub>CC2</sub> - 1.5 V <sub>CC2</sub> - 1.1				
V <sub>OH</sub>	High-level output voltage		I <sub>OH</sub> = -1 A		V <sub>CC2</sub> – 2		V	
		I <sub>он</sub>	= −1 A, T」 = 25°C	V <sub>CC2</sub> – 1.8	V <sub>CC2</sub> - 1.4			
			I <sub>OL</sub> = 0.5 A		1	1.4		
V <sub>OL</sub>	Low-level output voltage		I <sub>OL</sub> = 1 A			2	V	
		lo	= 1 A, T」 = 25°C		1.2	1.8		
V <sub>OKH</sub>	High-level output clamp voltage		I <sub>OK</sub> = -0.5 A		V <sub>CC2</sub> + 1.4	V <sub>CC2</sub> + 2	V	
VOKH			I <sub>ок</sub> = 1 А		V <sub>CC2</sub> + 1.9	$ \begin{array}{c c} -1.5 \\ -1.5 \\ 2 \\ -1.6 \\ -1.6 \\ -2 \\ -1.6 \\ -1.6 \\ -1.5$	V	
VOKI	Low-level output clamp voltage	I <sub>OK</sub> = 0.5 A I <sub>OK</sub> = −1 A			-1.1	-2	v	
V OKL	Low-level output clamp voltage				-1.3	-1.5 -1.5 -1.4 -1.4 2 1.8 V <sub>CC2</sub> + 2 V <sub>CC2</sub> + 2.5 -2 -2.5 500 -500 -500 -500 -500 -10 38 70 25 33 33 20	v	
I <sub>OZ(off)</sub>	Off-state high-	$V_0 = V_{CC2}$				500		
02(01)	impedance-state output current		V <sub>0</sub> = 0			$ \begin{array}{c}     1.4 \\     2 \\     1.8 \\     V_{CC2} + 2 \\     V_{CC2} + 2.5 \\     -2 \\     -2.5 \\     500 \\     -500 \\     -500 \\     10 \\     -10 \\     38 \\     70 \\     25 \\     33 \\     20 \\     \end{array} $	μA	
I <sub>IH</sub>	High-level input current		V <sub>1</sub> = 5.5 V			10	μA	
IIL	Low-level input current		V <sub>1</sub> = 0			-10	μA	
		Output supply current     Io = 0     All outputs at high level			38			
I <sub>CC1</sub>	Output supply current		All outputs at low level			70	mA	
			all outputs at high impedance			$     \begin{array}{r}       2 \\       1.8 \\       V_{CC2} + 2 \\       V_{CC2} + 2.5 \\       -2 \\       -2.5 \\       500 \\       -500 \\       10 \\       -10 \\       38 \\       70 \\       25 \\       33 \\       20 \\       20     \end{array} $		
	Output supply current		All outputs at high level			33		
I <sub>CC2</sub>		$I_0 = 0$	All outputs at low level	20		nA		
			All outputs at high impedance			$ \begin{array}{c} 1.4 \\ 2 \\ 1.4 \\ 2 \\ 1.8 \\ V_{cc2} + 2 \\ V_{cc2} + 2.5 \\ -2 \\ -2.5 \\ 500 \\ -500 \\ 10 \\ -10 \\ 38 \\ 70 \\ 25 \\ 33 \\ 20 \\ \end{array} $		

# 6.5 Switching Characteristics

over operating free-air temperature range (unless otherwise noted), $V_{CC1} = 5 V$ , $V_{CC2} = 24 V$	V, C <sub>L</sub> = 30 pF, T <sub>A</sub> = 25°C
--	--

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
t <sub>d1</sub>	Delay time, high-to-low-level output from A input			4 C C	)	ns
t <sub>d2</sub>	Delay time, low-to-high-level output from A input	See Figure 3		8 C C	)	ns
t <sub>TLH</sub>	Transition time, low-to-high-level output			3 0 0	)	ns
t <sub>THL</sub>	Transition time, high-to-low-level output			3 0 0	3	ns
t <sub>en1</sub>	Enable time to the high level	Cap Figure 4		7 C C	, )	ns
t <sub>en2</sub>	Enable time to the low level	See Figure 4		4 0 0	ļ )	ns
t <sub>dis1</sub>	Disable time from the high level			9 0 0	)	ns
t <sub>dis2</sub>	Disable time from the low level			6 C C	)	ns



## 6.5 Typical Characteristics

V<sub>CC1</sub> = 5 V, V<sub>CC2</sub> = 24 V





# 7. PARAMETER MEASUREMENT INFORMATION



A. The pulse generator has the following characteristics:  $t_r \le 10$  ns,  $t_f \le 10$  ns,  $t_w = 10$  µs,  $P_{RR} = 5$  kHz,  $Z_0 = 50$   $\Omega$ 

B. C<sub>L</sub> includes probe and jig capacitance.

Figure 3. Test Circuit and Switching Times from Data Inputs



- A. The pulse generator has the following characteristics:  $t_r \le 10$  ns,  $t_r \le 10$  ns,  $t_w = 10$  µs,  $P_{RR} = 5$  kHz,  $Z_O = 50$   $\Omega$
- B. C<sub>L</sub> includes probe and jig capacitance.

Figure 4. Test Circuit and Switching Times from Enable Inputs

# 8. DETAILED DESCRIPTION

### 8.1 Overview

The XD754410 is a quadruple high-current half-H driver designed to provide bidirectional drive currents up to 1 A at voltages from 4.5 V to 36 V. The device is designed to drive inductive loads such as relays, solenoids, DC and bipolar stepping motors, as well as other high-current/high-voltage loads in positive-supply applications. All inputs are compatible with TTL and low-level CMOS logic. Each output (Y) is a complete totem-pole driver with a Darlington transistor sink and a pseudo-Darlington source. Drivers are enabled in pairs with drivers 1 and 2 enabled by 1,2EN and drivers 3 and 4 enabled by 3,4EN. When an enable input is high, the associated drivers are enabled and their outputs become active and in phase with their inputs. When the enable input is low, those drivers are disabled and their outputs are off and in a high-impedance state. With the proper data inputs, each pair of drivers form a full-H (or bridge) reversible drive suitable for solenoid or motor applications.

A separate supply voltage ( $V_{CC1}$ ) is provided for the logic input circuits to minimize device power dissipation. Supply voltage  $V_{CC2}$  is used for the output circuits. The XD754410 is designed for operation from -40°C to 85°C.



## 8.2 Functional Block Diagram



## 8.3 Feature Description

8.3.1 High Current, High Voltage Outputs



Figure 5. Typical of All Outputs

#### 8.3.2 TTL Compatible Inputs

Data inputs and enable inputs are compatible with TTL. 3.3-V CMOS logic is also acceptable, however open or high impedance input voltage can approach  $V_{CC1}$  voltage.



Figure 6. Equivalent of Each Input



## 8.4 Device Functional Modes

## Table 1. Function Table<sup>(1)</sup>

INPUT	OUTPUTS Y	
A EN		
Н	н	н
L	н	L
Х	L	Z

## (1) H = high-level

L = low-level

X = irrelevant

Z = high-impedance (off)

(2) In the thermal shutdown mode, the output is in a high-impedance state regardless of the input levels.



# 9. APPLICATION AND IMPLEMENTATION

### NOTE

Information in the following applications sections is not part of the XINLUDA component specification, and XINLUDA does not warrant its accuracy or completeness. XINLUDA's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 9.1 Application Information

Provide a 5-V supply to  $V_{CC1}$  and valid logic input levels to data and enable inputs.  $V_{CC2}$  must be connected to a power supply capable of suppling the needed current and voltage demand for the loads connected to the outputs.

#### 9.2 Typical Application



Figure 7. Typical Application Schematic

#### 9.2.1 Design Requirements

The design techniques in the following sections may be used for applications which fall within the following requirements.

- 4.5-V minimum and 36-V maximum  $V_{CC2}$  voltage
- 1000-mA or less output current per channel
- 5-V supply with 10% tolerance or less
- TTL compatible logic inputs



## **Typical Application (continued)**

## 10.2.2 Design Requirements

14 12 10 8 Voltage (V) 6 4 2 0 -2 Output -4 0 2 3 4 5 6 7 8 9 10 1 Time (ms) Figure 8. 100 Hz Driver Output Waveform

Driver output voltage waveform with a two phase stepper motor;  $12-V 20-\Omega$  coils.

# **10. POWER SUPPLY RECOMMENDATIONS**

 $V_{CC1}$  is 5 V ± 0.5 V and  $V_{CC2}$  can be same supply as  $V_{CC1}$  or a higher voltage supply with peak voltage up to 36 V. Bypass capacitors of 0.1 uF or greater should be used at  $V_{CC1}$  and  $V_{CC2}$  pins. There are no power up or power down supply sequence order requirements.



# **11. ORDERING INFORMATION**

Ordering Information							
Part Number	Device Marking	Package Type	Body size (mm)	Temperature (°C)	MSL	Transport Media	Package Quantity
XD754410	XD754410	DIP16	19.05 * 6.35	- 40 to 85	MSL3	Tube 25	1000

# 12. DIMENSIONAL DRAWINGS



[ if you need help contact us. Xinluda reserves the right to change the above information without prior notice ]