

PART NUMBER 54ACT74SDA-R-ROCA

Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All re-creations are done with the approval of the Original Component Manufacturer. (OCM)

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceeds the OCM data sheet.

Quality Overview

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-38535
 - Class Q Military
 - Class V Space Level

Qualified Suppliers List of Distributors (QSLD)

 Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OCM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.



54AC74/54ACT74 Dual D-Type Positive Edge-Triggered Flip-Flop

General Description

The 'AC/'ACT74 is a dual D-type flip-flop with Asynchronous Clear and Set inputs and complementary $(Q,\ \overline{Q})$ outputs. Information at the input is transferred to the outputs on the positive edge of the clock pulse. Clock triggering occurs at a voltage level of the clock pulse and is not directly related to the transition time of the positive-going pulse. After the Clock Pulse input threshold voltage has been passed, the Data input is locked out and information present will not be transferred to the outputs until the next rising edge of the Clock Pulse input.


Asynchronous Inputs:


LOW input to \overline{S}_D (Set) sets Q to HIGH level LOW input to \overline{C}_D (Clear) sets Q to LOW level Clear and Set are independent of clock Simultaneous LOW on \overline{C}_D and \overline{S}_D makes both Q and \overline{Q} HIGH


Features

- I_{CC} reduced by 50%
- Output source/sink 24 mA
- 'ACT74 has TTL-compatible inputs
- Standard Microcircuit Drawing (SMD)
 - 'AC74: 5962-88520 — 'ACT74: 5962-87525

Logic Symbols








Pin Names	Description
D ₁ , D ₂	Data Inputs
CP ₁ , CP ₂	Clock Pulse Inputs
$\overline{C}_{D1}, \overline{C}_{D2}$	Direct Clear Inputs
$\overline{S}_{D1}, \overline{S}_{D2}$	Direct Set Inputs
$Q_1, \overline{Q}_1, Q_2, \overline{Q}_2$	Outputs


FACT® is a registered trademark of Fairchild Semiconductor Corporation.

Connection Diagrams

Pin Assignment for DIP and Flatpak



Pin Assignment for LCC



(Each Half)

Inputs				Out	puts
\overline{S}_D	C _D	СР	D	Q	Q
L	Н	Х	Х	Н	L
Н	L	Х	Х	L	Н
L	L	X	Х	Н	Н
Н	Н		Н	Н	L
Н	Н		L	L	н
Н	Н	L	Х	Q_0	\overline{Q}_{o}

H = HIGH Voltage Level


L = LOW Voltage Level

X = Immateria

✓ = LOW-to-HIGH Clock Transition

 $Q_0(\overline{Q}_0)$ = Previous $Q(\overline{Q})$ before LOW-to-HIGH Transition of Clock

Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage (V _{CC})	-0.5V to +7.0V
DC Input Diode Current (IIK)	
$V_1 = -0.5V$	-20 mA
$V_I = V_{CC} + 0.5V$	+20 mA
DC Input Voltage (V _I)	-0.5V to V _{CC} + 0.5 V
DC Output Diode Current (IOK)	
$V_{O} = -0.5V$	-20 mA
$V_O = V_{CC} + 0.5V$	+20 mA
DC Output Voltage (V _O)	-0.5V to V _{CC} + 0.5V
DC Output Source	
or Sink Current (I _O)	±50 mA
DC V _{CC} or Ground Current	
per Output Pin (I _{CC} or I _{GND})	±50 mA
Storage Temperature (T _{STG})	-65°C to +150°C
Junction Temperature (T _J)	

CDIP

Recommended Operating Conditions

Operating Temperature (T_A)

Minimum Input Edge Rate (ΔV/Δt)

'AC Devices

 V_{IN} from 30% to 70% of V_{CC}

V_{CC} @ 3.3V, 4.5V, 5.5V 125 mV/ns

Minimum Input Edge Rate ($\Delta V/\Delta t$)

'ACT Devices

 V_{IN} from 0.8V to 2.0V

V_{CC} @ 4.5V, 5.5V 125 mV/ns

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. National does not recommend operation of FACT® circuits outside databook specifications.

DC Characteristics for 'AC Family Devices

			54AC		
Symbol	Parameter	V _{cc}	T _A =	Units	Conditions
	(V)55°C to +125°C		-55°C to +125°C		
			Guaranteed		
			Limits		
V_{IH}	Minimum High	3.0	2.1		$V_{OUT} = 0.1V$
	Level Input	4.5	3.15	V	or V _{CC} – 0.1V
	Voltage	5.5	3.85		
V_{IL}	Maximum Low	3.0	0.9		V _{OUT} = 0.1V
	Level Input	4.5	1.35	V	or V _{CC} – 0.1V
	Voltage	5.5	1.65		
V _{OH}	Minimum High	3.0	2.9		I _{OUT} = -50 μA
	Level Output	4.5	4.4	V	
	Voltage	5.5	5.4		
					(Note 2)
					$V_{IN} = V_{IL} \text{ or } V_{IH}$
		3.0	2.4		–12 mA
		4.5	3.7	V	I _{OH} –24 mA
		5.5	4.7		–24 mA
V_{OL}	Maximum Low	3.0	0.1		I _{OUT} = 50 μA
	Level Output	4.5	0.1	V	
	Voltage	5.5	0.1		
					(Note 2)
					$V_{IN} = V_{IL} \text{ or } V_{IH}$
		3.0	0.5		12 mA
		4.5	0.5	V	I _{OL} 24 mA
		5.5	0.5		24 mA
I _{IN}	Maximum Input	5.5	±1.0	μA	$V_I = V_{CC}, GND$
	Leakage Current				

175°C

DC Characteristics for 'AC Family Devices (Continued)

			54AC		
Symbol	Parameter	V _{cc}	T _A =	Units	Conditions
		(V)	-55°C to +125°C		
			Guaranteed		
			Limits		
I _{OLD}	(Note 3) Minimum	5.5	50	mA	V _{OLD} = 1.65V Max
I _{OHD}	Dynamic Output Current	5.5	-50	mA	V _{OHD} = 3.85V Min
I _{cc}	Maximum Quiescent	5.5	40.0	μA	$V_{IN} = V_{CC}$
	Supply Current				or GND

Note 2: All outputs loaded; thresholds on input associated with output under test.

Note 3: Maximum test duration 2.0 ms, one output loaded at a time.

Note 4: I_{IN} and I_{CC} @ 3.0V are guaranteed to be less than or equal to the respective limit @ 5.5V V_{CC} .

 I_{CC} for 54AC @ 25 $^{\circ}C$ is identical to 74AC @ 25 $^{\circ}C.$

DC Characteristics for 'ACT Family Devices

			54ACT		
Symbol	Parameter	V _{cc}	T _A =	Units	Conditions
		(V)	-55°C to +125°C	<u> </u>	
			Guaranteed		
			Limits		
V_{IH}	Minimum High	4.5	2.0	V	$V_{OUT} = 0.1V$
	Level Input Voltage	5.5	2.0		or V _{CC} – 0.1V
V_{IL}	Maximum Low	4.5	0.8	V	V _{OUT} = 0.1V
	Level Input Voltage	5.5	0.8		or V _{CC} – 0.1V
V_{OH}	Minimum High	4.5	4.4	V	I _{OUT} = -50 μA
	Level Output	5.5	5.4		
	Voltage				(Note 5) V _{IN} = V _{IL} or V _{IH}
		4.5	3.70	V	I _{OH} –24 mA
		5.5	4.70		−24 mA
V _{OL}	Maximum Low	4.5	0.1	V	I _{OUT} = 50 μA
	Level Output	5.5	0.1		
	Voltage				(Note 5) $V_{IN} = V_{IL} \text{ or } V_{IH}$
		4.5	0.50	V	I _{OL} 24 mA
		5.5	0.50		24 mA
I _{IN}	Maximum Input Leakage Current	5.5	±1.0	μΑ	$V_I = V_{CC}$, GND
I _{CCT}	Maximum	5.5	1.6	mA	$V_1 = V_{CC} - 2.1V$
CCT	I _{CC} /Input	3.5	1.0	IIIA	V ₁ = V _{CC} = 2.1V
I _{OLD}	(Note 6) Minimum	5.5	50	mA	V _{OLD} = 1.65V Max
OLD	Dynamic Output				-
I _{OHD}	Current	5.5	-50	mA	V _{OHD} = 3.85V Min
I _{cc}	Maximum Quiescent Supply Current	5.5	40.0	μΑ	V _{IN} = V _{CC} or GND

Note 5: All outputs loaded; thresholds on input associated with output under test.

Note 6: Maximum test duration 2.0 ms, one output loaded at a time.

Note 7: I_{CC} for 54ACT @ 25°C is identical to 74ACT @ 25°C.

AC Electrical Characteristics

		V _{cc}	54AC T _A = -55°C to +125°C			
Symbol	Parameter	(V)			Units	Fig.
		(Note 8)	C _L =	$C_L = 50 pF$		No.
			Min	Max		
f _{max}	Maximum Clock	3.3	70		MHz	
	Frequency	5.0	95			
t _{PLH}	Propagation Delay	3.3	1.0	13.0	ns	
	\overline{C}_{Dn} or \overline{S}_{Dn} to Q_n or \overline{Q}_n	5.0	1.0	9.5		
t _{PHL}	Propagation Delay	3.3	1.0	14.0	ns	
	\overline{C}_{Dn} or \overline{S}_{Dn} to Q_n or \overline{Q}_n	5.0	1.0	10.5		
t _{PLH}	Propagation Delay	3.3	1.0	17.5	ns	
	CP_n to Q_n or \overline{Q}_n	5.0	1.0	12.0		
t _{PHL}	Propagation Delay	3.3	1.0	13.5	ns	
	CP_n to Q_n or \overline{Q}_n	5.0	1.0	10.0		

Note 8: Voltage Range 3.3 is $3.3V \pm 0.3V$ Voltage Range 5.0 is $5.0V \pm 0.5V$

AC Operating Requirements

			54AC		
Symbol	Parameter	V _{cc}	T _A = -55°C to +125°C	Units	Fig.
		(V)	C _L = 50 pF		No.
		(Note 9)	Guaranteed Limits		
t _s	Set-up Time, HIGH or LOW	3.3	5.0	ns	
	D _n to CP _n	5.0	4.0		
t _h	Hold Time, HIGH or LOW	3.3	0.5	ns	
	D _n to CP _n	5.0	0.5		
t _w	CP_n or \overline{C}_{Dn} or \overline{S}_{Dn}	3.3	8.0	ns	
	Pulse Width	5.0	5.5		
t _{rec}	Recovery Time	3.3	0.5	ns	
	\overline{C}_{Dn} or \overline{S}_{Dn} to CP	5.0	0.5		

Note 9: Voltage Range 3.3 is 3.3V ±0.3V Voltage Range 5.0 is 5.0V ±0.5V

AC Electrical Characteristics

			54/	ACT	
		V _{cc}	T _A = -55°C		
Symbol	Parameter	(V)	to +1	125°C	Units
		(Note 10)	C _L =	50 pF	
			Min	Max	
f _{max}	Maximum Clock	5.0	85		MHz
	Frequency				
t _{PLH}	Propagation Delay	5.0	1.0	11.5	ns
	\overline{C}_{Dn} or \overline{S}_{Dn} to Q_n or \overline{Q}_n				
t _{PHL}	Propagation Delay	5.0	1.0	12.5	ns
	\overline{C}_{Dn} or \overline{S}_{Dn} to Q_n or \overline{Q}_n				
t _{PLH}	Propagation Delay	5.0	1.0	14.0	ns
	CP_n to Q_n or \overline{Q}_n				
t _{PHL}	Propagation Delay	5.0	1.0	12.0	ns
	CP_n to Q_n or \overline{Q}_n				

AC Electrical Characteristics (Continued)

Note 10: Voltage Range 5.0 is 5.0V ±0.5V

AC Operating Requirements


			54ACT		
Symbol	Parameter	V _{cc}	T _A = -55°C	Units	Fig.
		(V)	C _∟ = 50		No.
		(-7	pF		
		(Note 11)	Guaranteed Limits		
t _s	Set-up Time, HIGH or LOW	5.0	4.0	ns	
	D _n to CP _n				
t _h	Hold Time, HIGH or LOW	5.0	1.0	ns	
	D _n to CP _n				
t _w	CP_n or \overline{C}_{Dn} or \overline{S}_{Dn}	5.0	7.0	ns	
	Pulse Width				
t _{rec}	Recovery Time	5.0	0.5	ns	
	\overline{C}_{Dn} or \overline{S}_{Dn} to CP				

Note 11: Voltage Range 5.0 is 5.0V ± 0.5 V


Capacitance

Symbol	Parameter	Тур	Units	Conditions
C _{IN}	Input Capacitance	4.5	pF	V _{CC} = OPEN
C _{PD}	Power Dissipation	35.0	pF	$V_{CC} = 5.0V$
	Capacitance			

Physical Dimensions inches (millimeters) unless otherwise noted





Bottom View



E20A (REV D)

20-Terminal Ceramic Leadless Chip Carrier (L) NS Package Number E20A






14-Lead Ceramic Dual-In-Line Package (D)
NS Package Number J14A

7

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



14-Lead Ceramic Flatpak (F) **NS Package Number W14B**

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



Email: support@nsc.com

www.national.com

National Semiconductor Europe

Fax: +49 (0) 180-530 85 86 Email: europe.support@nsc.com Deutsch Tel: +49 (0) 69 9508 6208 English Tel: +44 (0) 870 24 0 2171

Français Tel: +33 (0) 1 41 91 8790

National Semiconductor Asia Pacific Customer Response Group Tel: 65-2544466

Fax: 65-2504466 Email: ap.support@nsc.com **National Semiconductor** Tel: 81-3-5639-7560

Fax: 81-3-5639-7507