

# Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All recreations are done with the approval of the OCM.

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceed the OCM data sheet.

# **Quality Overview**

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-35835
  - Class Q Military
  - Class V Space Level
- Qualified Suppliers List of Distributors (QSLD)

• Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OEM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.

# 8751H/8753H

Single-Chip 8-Bit Microcontroller

# MILITARY INFORMATION

### **DISTINCTIVE CHARACTERISTICS**

- Military Temperature Range
  -55 to +125°C (T<sub>C</sub>)
- 4K x 8 EPROM (8751); 8K x 8 EPROM (8753)
- 128 x 8 RAM
- 64K bytes Program Memory space
- 64K bytes Data Memory space

- Pin-compatible with entire 8051 Family
- Full-duplex programmable serial ports
- 32 I/O lines (four 8-bit ports)
- Supports Adaptive EPROM Programming
- EPROM Security Feature
- Two 16-bit Timer/Event counters

### **GENERAL DESCRIPTION**

The 8751H and 8753H are members of a family of advanced single-chip microcontrollers. Both the 8751H, which has 4K bytes of EPROM, and the 8753H, which has 8K bytes of EPROM, are pin-compatible EPROM versions of the 8051AH and 8053AH, respectively. Thus, the 8751H/8753H are full-speed prototyping tools which provide effective single-chip solutions for controller applications that require code modification flexibility. Refer to the block diagram of the 8051 family.

The 8751H/8753H devices feature: thirty-two I/O lines; two 16-bit timer/event counters; a Boolean processor, a 5source, bi-level interrupt structure; a full-duplex serial channel; and on-chip oscillator and clock circuitry.

Program and Data Memory are located in independent addresses. The AMD family of microcontrollers can access up to 64K bytes of external Program Memory and up to 64K bytes of external Data Memory. The 8751H and the 8753H contain the lower 4K and 8K bytes of Program Memory, respectively, on-chip. Both parts have 128 bytes of on-chip read/write data memory.

The AMD 8051 Microcontroller Family is specifically suited for control applications. A variety of fast addressing modes, which access the internal RAM, facilitates byte processing and numerical operations on small data structures. Included in the instruction set is a menu of 8-bit arithmetic instructions, including 4-cycle multiply and divide instructions.

Extensive on-chip support enables direct bit manipulation and testing of 1-bit variables as separate data types. Thus, the device is also suited for control and logic systems that require Boolean processing.







4-15

### ABSOLUTE MAXIMUM RATINGS

#### Storage Temperature .....-65 to +150°C Voltage on Any Other Pin to VSS

(Except Vpp)0.5 to +7.0 V	
Voltage from Vpp to VSS0.5 to +21.5 V	
Power Dissipation	

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

### **OPERATING RANGES**

#### Military (M) Devices

Temperature (T <sub>C</sub> )	
Supply Voltage (V <sub>CC</sub> )+4.5 to +5.5 V	
Ground (V <sub>SS</sub> )0 V	

Operating ranges define those limits between which the functionality of the device is guaranteed.

#### DC CHARACTERISTICS over operating range (for APL Products, Group A, Subgroups 1, 2, 3 are tested unless otherwise noted)

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit
VIL †	Input LOW Voltage		-0.5	0.7	v
VIL1 †	Input LOW Voltage to EA		0	0.7	v
Vin †	Input HIGH Voltage (Except XTAL <sub>2</sub> , RST)		2.2	V <sub>CC</sub> + 0.5	٧
VIH1 †	Input HIGH Voltage to XTAL <sub>2</sub> , RST	XTAL1 = V5	2.5	V <sub>CC</sub> + 0.5	v
VOL	Output LOW Voltage (Ports 1, 2, 3) (Note 1)			0.45	٧
V <sub>OL1</sub>	Output LOW Voltage (Port 0, ALE, PSEN) (Note 1)	IOL 8 A		0.60	v
1021		100L=2.4		0.45	•
Voн	Output HIGH Voltage (Ports 1, 2, 3)	$_{\rm H} = -60 \ \mu A$	2.4		v
V <sub>OH1</sub>	Output HIGH Voltage (Port 0 in External Bus Mode, ALE, PSEN)	lom=-300 μA	2.4		v
կլ	Logical 0 Input Current P1, P2, P3	V <sub>IN</sub> = 0.45 V		- 500	μA
liL1	Logical 0 Input Current to EA/Vpp	V <sub>IN</sub> = 0.45 V		- 15	mA
l <sub>IL2</sub>	Logical 0 Input Current to XTAL2	XTAL1 = VSS, VIN = 0.45 V		- 4.5	mA
l <sub>Ll</sub>	Input Leakage Current to Port	0.45 < VIN < V <sub>CC</sub>		±100	μA
Iн	Logical Input Current to EA/Vpp	V <sub>IN</sub> = 2.4 V		500	μA
Чнт	Input Current to RST/Morent Activate Reset	V <sub>IN</sub> < (V <sub>CC</sub> - 1.5 V)		500	μA
ICC	Power Supply Current (New Sa	$\frac{\text{All Outputs Disconnected,}}{\text{EA} = V_{CC}}$		275	mA
CIO ++	Capacitance on contrinues	f <sub>C</sub> = 1 MHz, T <sub>A</sub> = 25°C		30*	pF
IPD	Power-Down Current (Note 2)	$T_A = 25^{\circ}C, V_{PD} = 5.0 V, V_{CC} = 0 V$		10	mA

Notes: 1. Capacitive loading on Ports 0 and 2 may cause spurious noise pulses to be superimposed on the VOLs of ALE and Ports 1 and 3. The noise is due to external bus capacitance discharging into the Port 0 and Port 2 pins when these pins make 1-to-0 transitions during bus operations. In the worst cases (capacitive loading > 100 pF), the noise pulse on the ALE line may exceed 0.8 V. In such cases it may be desirable to

quality ALE with a Schmitt Trigger, or use an address latch with a Schmitt Trigger STROBE input. 2. Power-Down  $I_{CC}$  is measured with all output pins disconnected;  $\overline{EA} = V_{CC} = 0$ ;  $XTAL_2 = N.C.$ ;  $RST = V_{PD} = 5.0 V.$ 3.  $I_{CC}$  is measured with all output pins disconnected;  $XTAL_1$  driven with  $t_{CLCH}$ ,  $t_{CHCL} = 5$  ns,  $V_{IL} = V_{SS} + 5 V$ ,  $V_{IH} = V_{CC} - 5 V$ ;  $XTAL_2 = N.C.$ ;  $\overline{EA} = RST = V_{CC}$ .

† Group A, Subgroups 7 and 8 only are tested.

†† Not included in Group A tests.
 \* Not tested; guaranteed by design.

SWITCHING CHARACTERISTICS over operating range (for APL Products, Group A, Subgroups 9, 10, 11 are tested unless otherwise noted)

(Load Capacitance for Port 0, ALE, and PSEN = 100 pF, Load Capacitance for All Other Outputs = 80 pF) External Program Memory Characteristics

Parameter	Becometer	Parameter 12-MHz Osc.		8-MHz Osc.		Variable Oscillator		
Symbol	Description	Min.	Max.	Min.	Max.	Min.	Max.	Unit
1/t <sub>CLCL</sub>	Oscillator Frequency	3.5	12	3.5	8	3.5	12	MHz
tLHLL	ALE Pulse Width	112		195		2t <sub>CLCL</sub> -55		ns
TAVLL	Address Setup to ALE	28	Γ	70		tCLCL-55		ns
t <sub>LLAX</sub>	Address Hold After ALE	33		75		tCLCL-50		ns
	ALE to Valid Instr In		168		335		4t <sub>CLCL</sub> -165	ns
tLLPL	ALE to PSEN	43		85		tCLCL-40		ns
tPLPH	PSEN Pulse Width	175		300		3t <sub>CLCL</sub> -75		ns
<sup>t</sup> PLIV	PSEN to Valid Instr In		85		210		3t <sub>CLCL</sub> -165	ns
<sup>t</sup> PXIX	Input Instr Hold After PSEN	0		0		0		ns
tPXIZ	Input Instr Float After PSEN		48		90		t <sub>CLCL</sub> -35	ns
tpxav	Address Valid After PSEN	58		100		tCLCL-25		ns
tAVIV	Address to Valid Instr In		252		460		5t <sub>CLCL</sub> -165	ns
<sup>t</sup> PLAZ	Addr Float After PSEN		20		20		20	ns

## **External Data Memory Characteristics**

Parameter	Parameter		12-MHz Osc. 8- H		Qac.	Variable Oscillator		
Symbol	Description	Min.	Ma	l lin.	Max.	Min.	Max.	Unit
t <sub>RLRH</sub>	RD Pulse Width	400		650		6t <sub>CLCL</sub> -100		ns
twLwH	WR Pulse Width	400		650		6t <sub>CLCL</sub> -100		ns
t <sub>LLAX</sub>	Address Hold After ALE			75		tCLCL 50		ns
tridv	RD to Valid Data In	$\sim$	232		440		5t <sub>CLCL</sub> -185	กร
<sup>t</sup> RHDX	Data Hold After RD			0		0		ns
tanoz	Data Float After RD		82		165		2t <sub>CLCL</sub> -85	ns
tLLDV	ALE to Valid Data In		496		830		8t <sub>CLCL</sub> -170	ns
tavov	Address to Valid Data In		565		940		9t <sub>CLCL</sub> - 185	ns
tLLWL	ALE to RD or WR	185	315	310	440	3t <sub>CLCL</sub> -65	3t <sub>CLCL</sub> + 65	ns
tavwl.	Address to RD or WR	188		355		4t <sub>CLCL</sub> -145		ns
łovwx	Data Valid to WR Construct	0		40		tCLCL-85		ns
tovwh	Data Setup Belle 1	508		800		7t <sub>CLCL</sub> -75		ns
<b>WHQX</b>	Data Hold After	18		60		t <sub>CLCL</sub> ~65		ns
t <sub>RLAZ</sub>	Address Float After RD		20		20		20	กร
twnLH	RD or WR HIGH to ALE HIGH	18	148	60	190	t <sub>CLCL</sub> -65	t <sub>CLCL</sub> +65	ns

 $\mathbf{D}$ 

# External Clock Drive\*

Parameter Symbol	Parameter Description	Min.	Max.	Unit
1/t <sub>CLCL</sub>	Oscillator Frequency	1.2	12	MHz
<sup>t</sup> CHCX	HIGH Time	20		ns
tCLCX	LOW Time	20		ns
tCLCH	Rise Time		20	ns
<sup>t</sup> CHCL	Fall Time		20	ns

\*Not tested; these specs are controlled by the Teradyne J941, J983 tester.

# SWITCHING CHARACTERISTICS (Cont'd.) Serial Port Timing — Shift Register Mode ( $C_L = 8 pF$ )

Parameter Symbol	Parameter				12-MHz Osc.		Oscillator	
	Description	Min.	Max.	Min.	Max.	Min.	Max.	Unit
XLXL	Serial Port Clock Cycle Time	1.0	r	1.0		12t <sub>CLCL</sub>		μs
QVXH	Output Data Setup to Clock Rising Edge	700		1117		10t <sub>CLCL</sub> -133		ns
XHQX	Output Data Hold After Clock Rising Edge	49		133		2. CL-117		ns
txhdx	Input Data Hold After Clock Rising Edge	0		0		D		กร
	Clock Rising Edge to Input Data Valid		700	•	নিচ		10t <sub>CLCL</sub> -133	ns

# **EPROM Programming and Verification Characteristic** $(T_A = +21 \text{ to } +27^{\circ}\text{C}, V_{CC} = +5 \text{ V} \pm 10^{\circ}, V_{SS} = 0 \text{ V})$

Parameter Symbol	Parameter Description	Min.	Max.	Unit
Vep	Programming Supply Voltage	20.5	21.5	V
Ірр	Programming Supply Current		30	mA
1/tolol	Oscillator Frequency	4	6	MHz
tavgl	Address Setup to PROG	48tCLCL		
<sup>t</sup> GHAX	Address Hold After PROG	48tCLCL		
t <sub>DVGL</sub>	Data Setup to Do	48t <sub>CLCL</sub>		
<sup>t</sup> GHDX	Data Hold A 2. CO	48tCLCL		
tensh	P2.7 (EL TE, A TH to Vpp	48t <sub>CLCL</sub>		
<sup>t</sup> SHGL	Vpp Setuption MOG	10		μs
tGHSL	VPP Hold after PROG	10		μs
tGLGH	PROG Width	45	55	ms
tavov	Address to Data Valid		48tCLCL	
IELQV	ENABLE to Data Valid		48tCLCL	
tehqz	Data Float After ENABLE	0	48t <sub>CLCL</sub>	

\*Not tested; guaranteed by design.