

1. DESCRIPTION

The XL/XD14051, XL/XD14052, and XL/XD14053 analog multiplexers are digitally-controlled analog switches. The XL/XD14051 effectively implements an SP8T solid state switch, the XL/XD14052 a DP4T, and the XL/XD14053 a Triple SPDT. All three devices feature low ON impedance and very low OFF leakage current. Control of analog signals up to the complete supply voltage range can be achieved.

2. FEATURES

- Triple Diode Protection on Control Inputs
- Switch Function is Break Before Make
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- Analog Voltage Range (VDD – VEE) = 3.0 to 18 V

Note: VEE must be \leq VSS

- Linearized Transfer Characteristics
- Low-noise – 12 nV/Cycle, $f \geq 1.0$ kHz Typical

3. MAXIMUM RATINGS


Symbol	Parameter	Value	Unit
V _{DD}	DC Supply Voltage Range (Referenced to V _{EE} , V _{SS} ≥ V _{EE})	-0.5 to +18.0	V
V _{in} , V _o V _{ut}	Input or Output Voltage Range (DC or Transient) (Referenced to V _{SS} for Control Inputs and V _{EE} for Switch I/O)	-0.5 to V _{DD} + 0.5	V
I _{in}	Input Current (DC or Transient) per Control Pin	+10	mA
I _{sw}	Switch Through Current	±25	mA
P _D	Power Dissipation per Package (Note 1)	500	mW
T _A	Ambient Temperature Range	-40 to +85	°C
T _{stg}	Storage Temperature Range	-65 to +150	°C
T _L	Lead Temperature (8-Second Soldering)	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.


static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range V_{SS} ≤ (V_{in} or V_{out}) ≤ V_{DD}.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V_{SS}, V_{EE} or V_{DD}). Unused outputs must be left open.


XL/XD 14051
8-Channel Analog
Multiplexer/Demultiplexer



XL/XD 14052
Dual 4-Channel Analog
Multiplexer/Demultiplexer






XL/XD 14053
Triple 2-Channel Analog
Multiplexer/Demultiplexer



Note: Control Inputs referenced to V_{SS}. Analog Inputs and Outputs reference to V_{EE}. V_{EE} must be ≤ V_{SS}.

PIN ASSIGNMENT



4. ELECTRICAL CHARACTERISTICS

Characteristic	Symbol	V _{DD}	Test Conditions	-40 °C		25 °C		85 °C		Unit	
				Min	Max	Min	Typ (Note 2)	Max	Min		Max

SUPPLY REQUIREMENTS (Voltages Referenced to V_{EE})

Power Supply Voltage Range	V _{DD}	-	V _{DD} - 3.0 ≥ V _{SS} ≥ V _{EE}	3.0	18	3.0	-	18	3.0	18	V
Quiescent Current Per Package	I _{DD}	5.0	Control Inputs: V _{in} = V _{SS} or V _{DD} , Switch I/O: V _{EE} ≤ V _{I/O} ≤ V _{DD} , and ΔV _{switch} ≤ 500 mV (Note 3)	-	5.0	-	0.005	5.0	-	150	μA
		10		-	10	-	0.010	10	-	300	
		15		-	20	-	0.015	20	-	600	
Total Supply Current (Dynamic Plus Quiescent, Per Package)	I _{D(AV)}	5.0 10 15	T _A = 25 °C only (The channel component, (V _{in} - V _{out})/R _{on} , is not included.)	Typical (0.07 μA/kHz) f + I _{DD} (0.20 μA/kHz) f + I _{DD} (0.36 μA/kHz) f + I _{DD}						μA	

CONTROL INPUTS — INHIBIT, A, B, C (Voltages Referenced to V_{SS})

Low-Level Input Voltage	V _{IL}	5.0	R _{on} = per spec, I _{off} = per spec	-	1.5	-	2.25	1.5	-	1.5	V
		10		-	3.0	-	4.50	3.0	-	3.0	
		15		-	4.0	-	6.75	4.0	-	4.0	
High-Level Input Voltage	V _{IH}	5.0	R _{on} = per spec, I _{off} = per spec	3.5	-	3.5	2.75	-	3.5	-	V
		10		7.0	-	7.0	5.50	-	7.0	-	
		15		11	-	11	8.25	-	11	-	
Input Leakage Current	I _{in}	15	V _{in} = 0 or V _{DD}	-	±0.1	-	±0.00001	±0.1	-	1.0	μA
Input Capacitance	C _{in}	-		-	-	-	5.0	7.5	-	-	pF

SWITCHES IN/OUT AND COMMONS OUT/IN — X, Y, Z (Voltages Referenced to V_{EE})

Recommended Peak-to-Peak Voltage Into or Out of the Switch	V _{I/O}	-	Channel On or Off	0	V _{DD}	0	-	V _{DD}	0	V _{DD}	V _{PP}
Recommended Static or Dynamic Voltage Across the Switch (Note 3) (Figure 5)	ΔV _{switch}	-	Channel On	0	600	0	-	600	0	300	mV
Output Offset Voltage	V _{OO}	-	V _{in} = 0 V, No Load	-	-	-	10	-	-	-	μV
ON Resistance	R _{on}	5.0	ΔV _{switch} ≤ 500 mV (Note 3) V _{in} = V _{IL} or V _{IH} (Control), and V _{in} = 0 to V _{DD} (Switch)	-	800	-	250	1050	-	1200	Ω
		10		-	400	-	120	500	-	520	
		15		-	220	-	80	280	-	300	
ΔON Resistance Between Any Two Channels in the Same Package	ΔR _{on}	5.0		-	70	-	25	70	-	135	Ω
		10		-	50	-	10	50	-	95	
		15		-	45	-	10	45	-	65	
Off-Channel Leakage Current (Figure 10)	I _{off}	15	V _{in} = V _{IL} or V _{IH} (Control) Channel to Channel or Any One Channel	-	±100	-	±0.05	±100	-	±1000	nA
Capacitance, Switch I/O	C _{I/O}	-	Inhibit = V _{DD}	-	-	-	10	-	-	-	pF
Capacitance, Common O/I	C _{O/I}	-	Inhibit = V _{DD} (XL/XD14051) (XL/XD14052) (XL/XD14053)	-	-	-	60	-	-	-	pF
		-		-	-	32	-	-	-		
		-		-	-	17	-	-	-		
Capacitance, Feedthrough (Channel Off)	C _{I/O}	-	Pins Not Adjacent	-	-	-	0.15	-	-	-	pF
		-		Pins Adjacent	-	-	-	0.47	-	-	

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

2. Data labeled "Typ" is not to be used for design purposes, but is intended as an indication of the IC's potential performance.
3. For voltage drops across the switch ($\Delta V_{\text{switch}} > 600 \text{ mV}$ ($> 300 \text{ mV}$ at high temperature)), excessive VDD current may be drawn, i.e. the current out of the switch may contain both VDD and switch input components. The reliability of the device will be unaffected unless the Maximum Ratings are exceeded. (See first page of this data sheet.)

ELECTRICAL CHARACTERISTICS (Note 4) ($C_L = 50 \text{ pF}$, $T_A = 25^\circ \text{C}$) ($V_{EE} \leq V_{SS}$ unless otherwise indicated)

Characteristic	Symbol	$V_{DD} - V_{EE}$ Vdc	Typ (Note 5) All Types	Max	Unit		
Propagation Delay Times (Figure 6) Switch Input to Switch Output ($R_L = 1 \text{ k}\Omega$) MC14051 $t_{PLH}, t_{PHL} = (0.17 \text{ ns/pF}) C_L + 26.5 \text{ ns}$ $t_{PLH}, t_{PHL} = (0.08 \text{ ns/pF}) C_L + 11 \text{ ns}$ $t_{PLH}, t_{PHL} = (0.06 \text{ ns/pF}) C_L + 9.0 \text{ ns}$ MC14052 $t_{PLH}, t_{PHL} = (0.17 \text{ ns/pF}) C_L + 21.5 \text{ ns}$ $t_{PLH}, t_{PHL} = (0.08 \text{ ns/pF}) C_L + 8.0 \text{ ns}$ $t_{PLH}, t_{PHL} = (0.06 \text{ ns/pF}) C_L + 7.0 \text{ ns}$ MC14053 $t_{PLH}, t_{PHL} = (0.17 \text{ ns/pF}) C_L + 16.5 \text{ ns}$ $t_{PLH}, t_{PHL} = (0.08 \text{ ns/pF}) C_L + 4.0 \text{ ns}$ $t_{PLH}, t_{PHL} = (0.06 \text{ ns/pF}) C_L + 3.0 \text{ ns}$	t_{PLH}, t_{PHL}	5.0	35	90	ns		
		10	15	40			
		15	12	30			
				5.0	30	75	ns
				10	12	30	
				15	10	25	
				5.0	25	65	ns
				10	8.0	20	
				15	6.0	15	
Inhibit to Output ($R_L = 10 \text{ k}\Omega$, $V_{EE} = V_{SS}$) Output "1" or "0" to High Impedance, or High Impedance to "1" or "0" Level XL/XD14051 XL/XD14052 XL/XD14053	t_{PHZ} , t_{PLZ} , t_{PZH} , t_{PZL}	5.0	350	700	ns		
		10	170	340			
		15	140	280			
				5.0	300	600	ns
				10	155	310	
				15	125	250	
				5.0	275	550	ns
				10	140	280	
				15	110	220	
Control Input to Output ($R_L = 1 \text{ k}\Omega$, $V_{EE} = V_{SS}$) XL/XD14051 XL/XD14052 XL/XD14053	t_{PLH}, t_{PHL}	5.0	360	720	ns		
		10	160	320			
		15	120	240			
				5.0	325	650	ns
				10	130	260	
				15	90	180	
				5.0	300	600	ns
				10	120	240	
				15	80	160	
Second Harmonic Distortion ($R_L = 10 \text{ k}\Omega$, $f = 1 \text{ kHz}$) $V_{in} = 5 V_{PP}$	–	10	0.07	–	%		
Bandwidth (Figure 7) ($R_L = 50 \Omega$, $V_{in} = 1/2 (V_{DD} - V_{EE})$ p-p, $C_L = 50 \text{ pF}$ $20 \text{ Log} (V_{out}/V_{in}) = -3 \text{ dB}$)	BW	10	17	–	MHz		
Off Channel Feedthrough Attenuation (Figure 7) $R_L = 1 \text{ k}\Omega$, $V_{in} = 1/2 (V_{DD} - V_{EE})$ p-p $f_{in} = 4.5 \text{ MHz}$ — XL/XD14051 $f_{in} = 30 \text{ MHz}$ — XL/XD14052 $f_{in} = 55 \text{ MHz}$ — XL/XD14053	–	10	–50	–	dB		

Channel Separation (Figure 8) ($R_L = 1\text{ k}\Omega$, $V_{in} = 1/2 (V_{DD} - V_{EE})$ p-p, $f_{in} = 3.0\text{ MHz}$)	-	10	-50	-	dB
Crosstalk, Control Input to Common O/I (Figure 9) ($R_1 = 1\text{ k}\Omega$, $R_L = 10\text{ k}\Omega$ Control $t_{TLH} = t_{THL} = 20\text{ ns}$, Inhibit = V_{SS})	-	10	75	-	mV

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

4. The formulas given are for the typical characteristics only at 25°C.
5. Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

XL/XD14051, XL/XD 14052, XL/XD 14053




Figure 1. Switch Circuit Schematic

Control Inputs				ON Switches					
Inhibit	Select								
	C*	B	A	XL/XD14051	XL/XD14052		XL/XD14053		
0	0	0	0	X0	Y0	X0	Z0	Y0	X0
0	0	0	1	X1	Y1	X1	Z0	Y0	X1
0	0	1	0	X2	Y2	X2	Z0	Y1	X0
0	0	1	1	X3	Y3	X3	Z0	Y1	X1
0	1	0	0	X4			Z1	Y0	X0
0	1	0	1	X5			Z1	Y0	X1
0	1	1	0	X6			Z1	Y1	X0
0	1	1	1	X7			Z1	Y1	X1
1	x	x	x	None	None		None		




Figure 2. XL/XD14051 Functional Diagram




Figure 3. XL/XD14052 Functional Diagram




Figure 4. XL/XD14053 Functional Diagram

TEST CIRCUITS




Figure 5. ΔV Across Switch




Figure 6. Propagation Delay Times, Control and Inhibit to Output

A, B, and C inputs used to turn ON or OFF the switch under test.




Figure 7. Bandwidth and Off-Channel Feedthrough Attenuation




Figure 8. Channel Separation (Adjacent Channels Used For Setup)




Figure 9. Crosstalk, Control Input to Common O/I




Figure 10. Off Channel Leakage

NOTE: See also Figures 7 and 8 in the MC14016B data sheet.




Figure 11. Channel Resistance (R_{ON}) Test Circuit

TYPICAL RESISTANCE CHARACTERISTICS




Figure 12. $V_{DD} = 7.5\text{ V}$, $V_{EE} = -7.5\text{ V}$




Figure 13. $V_{DD} = 5.0\text{ V}$, $V_{EE} = -5.0\text{ V}$




Figure 14. $V_{DD} = 2.5\text{ V}$, $V_{EE} = -2.5\text{ V}$




Figure 15. Comparison at 25°C, $V_{DD} = -V_{EE}$

5. APPLICATION INFORMATION

Figure A illustrates use of the on-chip level converter detailed in Figures 2, 3, and 4. The 0-to-5 V Digital Control signal is used to directly control a 9 V_{p-p} analog signal.

The digital control logic levels are determined by V_{DD} and V_{SS}. The V_{DD} voltage is the logic high voltage; the V_{SS} voltage is logic low. For the example, V_{DD} = +5 V = logic high at the control inputs; V_{SS} = GND = 0 V = logic low.

The maximum analog signal level is determined by V_{DD} and V_{EE}. The V_{DD} voltage determines the maximum recommended peak above V_{SS}. The V_{EE} voltage determines the maximum swing below V_{SS}. For the example, V_{DD} - V_{SS} = 5 V maximum swing above V_{SS}; V_{SS} - V_{EE} = 5 V maximum swing below V_{SS}. The example shows a 4.5 V signal which allows a 1/2 volt margin at each peak. If voltage transients above V_{DD} and/or below V_{EE} are anticipated on the analog channels, external diodes (D_x) are recommended as shown in Figure B. These diodes should be small signal types able to absorb the maximum anticipated current surges during clipping.

The *absolute* maximum potential difference between V_{DD} and V_{EE} is 18.0 V. Most parameters are specified up to 15 V which is the *recommended* maximum difference between V_{DD} and V_{EE}.

Balanced supplies are not required. However, V_{SS} must be greater than or equal to V_{EE}. For example, V_{DD} = +10 V, V_{SS} = +5 V, and V_{EE} = -3 V is acceptable. See the Table below.




Figure A. Application Example





Figure B. External Germanium or Schottky Clipping Diodes

6. ORDERING INFORMATION

Ordering Information


Part Number	Device Marking	Package Type	Body size (mm)	Temperature (°C)	MSL	Transport Media	Package Quantity
XL14051BDTR	XL14051	TSSOP16	5.00 * 4.40	- 40 to 85	MSL3	T&R	2500
XL14051BDR	XL14051B	SOP16	10.00 * 3.95	- 40 to 85	MSL3	T&R	2500
XD14051	XD14051	DIP16	19.05 * 6.35	- 40 to 85	MSL3	Tube 25	1000
XL14052BDTR	XL14052	TSSOP16	5.00 * 4.40	- 40 to 85	MSL3	T&R	2500
XL14052BDR	XL14052B	SOP16	10.00 * 3.95	- 40 to 85	MSL3	T&R	2500
XD14052	XD14052	DIP16	19.05 * 6.35	- 40 to 85	MSL3	Tube 25	1000
XL14053BDTR	XL14053	TSSOP16	5.00 * 4.40	- 40 to 85	MSL3	T&R	2500
XL14053BDR	XL14053B	SOP16	10.00 * 3.95	- 40 to 85	MSL3	T&R	2500
XD14053	XD14053	DIP16	19.05 * 6.35	- 40 to 85	MSL3	Tube 25	1000

7. DIMENSIONAL DRAWINGS






SOP16

MARK	SYM	MIN (mm)	MAX (mm)	MARK	SYM	MIN (mm)	MAX (mm)
A		9.80	10.00	C4		0.203	0.233
A1		0.356	0.456	D		1.05TYP	
A2		1.27TYP		D1		0.40	0.70
A3		0.302TYP		D2		0.15	0.25
B		3.85	3.95	R1		0.20TYP	
B1		5.84	6.24	R2		0.20TYP	
B2		5.00TYP		θ 1		8° ~ 12° TYP4	
C		1.40	1.60	θ 2		8° ~ 12° TYP4	
C1		0.61	0.71	θ 3		0° ~ 8°	
C2		0.54	0.64	θ 4		4° ~ 12°	
C3		0.05	0.25				



DIP16



symbol	millimeter		
	Min	Nom	Max
A	3.20	3.30	3.40
b	0.44	---	0.53
b1	0.43	0.46	0.49
c	0.25	---	0.30
c1	0.24	0.25	0.26
D	18.95	19.05	19.15
E	6.25	6.35	6.45
e	2.54BSC		
eA	8.30	8.80	9.30
L	3.00	---	---

[if you need help contact us. Xinluda reserves the right to change the above information without prior notice]