

Retriggerable Monostable Multivibrator (with Clear)

ELECTRICALLY TESTED PER: MIL-M-38510/31403


This DC triggered multivibrator features pulse width control by three methods. The basic pulse width is programmed by selection of external resistance and capacitance values. The 'LS122 has an internal timing resistor that allows the circuit to be used with only an external capacitor. Once triggered, the basic pulse width may be extended by retriggering the gated low-level-active (A) or high-level-active (B) inputs, or be reduced by use of the overriding clear.

The 'LS122 has a Schmitt trigger input to ensure jitter-free triggering from the B input with transition rates as slow as 0.1 millivolt per nanosecond.

- · Overriding Clear Terminates Output Pulse
- . Compensated for VCC and Temperature Variations
- . DC Triggered from Active-High or Active-Low Gated Logic Inputs
- Retriggerable for Very Long Output Pulses, up to 100% Duty Cycle
- · Internal Timing Resistors

'LS122 FUNCTION TABLE								
	Out	puts						
CLEAR	A ₁	A ₂	B ₁	В2	Q	Q		
L	Х	X	Х	Х	L	Н		
X	Н	Н	Х	X	L	Н		
х	Χ	X	L	X	L	Н		
Х	Χ	X	X	L	L	Н		
Н	L	Х	1	Н	Л.	7		
Н	L	Х	Н	1	л	Ţ		
н	X	L	1	Н	\Box	T		
н	X	L	Н	1	Л	T		
Н	Н	\downarrow	Н	н	1	Ţ		
н	↓	\downarrow	Н	н	17	7		
Н	↓	Н	Н	Н	Л	Ţ		
1	L	Χ	Н	Н	17	J.		
1	Х	L	Н	н	7	Ţ		

LOGIC DIAGRAM



Military 54LS122



AVAILABLE AS:

1) JAN: JM38510/31403BXA

2) SMD: 7600301 3) 883: 54LS122/BXAJC

X = CASE OUTLINE AS FOLLOWS: PACKAGE: CERDIP: C

CERFLAT: D LCC: 2

THE LETTER "M" APPEARS BEFORE THE / ON LCC.

PIN ASSIGNMENTS									
FUNCT.	DIL 632-08	FLATS 717-04	LCC 756A-02	BURN-IN (COND. A)					
A ₁	1	1	2	νcc					
A ₂	2	2	3	VCC					
B ₁	3	3	4	VCC					
B ₂	4	4	6	VCC					
CLR	5	5	8	GND					
Q	6	6	9	Vcc					
GND	7	7	10	GND					
Q	8	8	12	OPEN					
Rint	9	9	13	Vcc					
NC	10	10	14	Vcc					
C _{ext}	11	11	16	GND					
NC	12	12	18	VCC					
R _{ext} /C _{ext}	13	13	19	OPEN					
Vcc	14	14	20	V _{CC}					

BURN-IN CONDITIONS: V_{CC} = 5.0 V MIN/6.0 V MAX

NOTES:

- An external timing capacitor may be connected between C_{ext} and R_{ext}/C_{ext} (positive).
- 2. To use the internal timing resistor of the 'LS122, connect R_{int} to V_{CC}.
- For improved pulse width accuracy connect an external resistor between R_{ext}/C_{ext} and V_{CC} with R_{int} open-circuited.
- To obtain variable pulse widths, connect an external variable resistance between R_{int}/C_{ext} and V_{CC}.

TYPICAL APPLICATION DATA

The output pulse tp is a function of the external components, C_{ext} and R_{ext} or C_{ext} and R_{int} on the 'LS122. For values of $C_{ext} \ge 1000$ pF, the output pulse at $V_{CC} = 5.0$ V and $V_{RC} = 5.0$ V is given by $t_P = K R_{ext} / C_{ext}$ where K is nominally 0.45.

If C_{ext} is in pF and R_{ext} is in k Ω then tp is in nanoseconds. The C_{ext} terminal of the 'LS122 and 'LS123 is an internal connection to ground, however for the best system performance C_{ext} should be hardwired to ground.

Care should be taken to keep Rext and Cext as close to the monostable as possible with a minimum amount of inductance between the Rext/Cext junction and the Rext/Cext pin. Good groundplane and adequate bypassing should be designed into the system for optimum performance to ensure that no false triggering occurs.

It should be noted that the C_{ext} pin is internally connected to ground on the 'LS122 and 'LS123, but not on the 'LS221. Therefore, if C_{ext} is hardwired externally to ground, substitution of a 'LS221 onto a 'LS123 socket will cause the 'LS221 to become non-functional.

The switching diode is not needed for electrolytic capacitance application and should not be used on the 'LS122 and 'LS123.

To find the value of K for $C_{\text{ext}} \ge 1000$ pF, refer to Figure 4. Variations on V_{CC} or V_{PC} can cause the value of K to change, as can the temperature of the 'LS123, 'LS122. Figures 5 and 6 show the behavior of the circuit shown in Figures 1 and 2 if separate power supplies are used for V_{CC} and V_{PC}. If V_{CC} is

tied to VRC, Figure 7 shows how K will vary with VCC and temperature. Remember, the changes in R_{ext} and C_{ext} with temperature are not calculated and included in the graph.

As long as $C_{ext} \ge 1000$ pF and 5.0 k $\le R_{ext} \le 160$ k (54LS122/123), the change in K with respect to R_{ext} is negligible.

If $C_{\text{ext}} \leq 1000 \, \text{pF}$ the graph shown on Figure 8 can be used to determine the output pulse width. Figure 9 shows how K will change for $C_{\text{ext}} \leq 1000 \, \text{pF}$ if V_{CC} and V_{RC} are connected to the same power supply. The pulse width t_{P} in nanoseconds is approximated by

$$tp = 6.0 + 0.05 C_{ext} (pF) + 0.45 R_{ext} (k\Omega)$$

 $C_{ext} + 11.6 R_{ext}$

In order to trim the output pulse width, it is necessary to include a variable resistor between V_{CC} and the R_{ext}/C_{ext} pin or between V_{CC} and the R_{ext} pin of the 'LS122. Figures 10, 11 and 12 show how it can be done. R_{ext} remote should be kept as close to the monostable as possible.

Retriggering of the part, as shown in Figure 3, must not occur before C_{ext} is discharged or the retrigger will not have any effect. The discharge time of C_{ext} in nanoseconds is guaranteed to be less than 0.22 C_{ext} (pF) and is typically 0.05 C_{ext} (pF).

For the smallest possible deviation in output pulse widths from various devices, it is suggested that C_{ext} be kept \geq 1000 pF.




Figure 1








Figure 2


WAVEFORMS
















Figure 9




Figure 10. 'LS123 Remote Trimming Circuit




Figure 11. 'LS122 Remote Trimming Circuit Without Rext






Figure 12. 'LS122 Remote Trimming Circuit With RINT

LOAD FOR OUTPUT UNDER TEST




SWITCHING WAVEFORMS

tpLH1 and tp Waveforms



tpLH2 and tp Waveforms



NOTES:


- 1. Pulse generator has the following characteristics: PRR \leq 1.0 MHz, $t_r \leq$ 15 ns, $t_f \leq$ 6.0 ns, $t_{PIN} \geq$ 40 ns and $Z_{OUT} =$ 50 Ω .
- C_L = 50 pF ± 10%, including scope probe, wiring and stray capacitance without package in test fixture.
- 3. $R_L = 2.0 \text{ k}\Omega \pm 5.0\%$.
- 4. All diodes are 1N3064 or 1N916 or equivalent.
- The limits specified for C_L = 15 pF are guaranteed but not tested.
- t_{setup} (max) shall be ≤ 50% of the typical output pulse width for the actual C_{ext} used.

- C_{ext} connected to R_{ext}/C_{ext} through a 1,000 pF ± 10% capacitor.
- 8. $R_{\text{ext}}/C_{\text{ext}}$ connected to V_{CC} through a 5.0 $k\Omega \pm 10\%$ resistor.
- R_{ext}/C_{ext} connected to V_{CC} through a 5.0 kΩ to 180 kΩ resistor, and C_{ext} connected to R_{ext}/C_{ext} through a ≤ 1,000 pF capacitor.
- 10. $R_{\text{ext}}/C_{\text{ext}}$ connected to V_{CC} through a 10 $k\Omega \pm$ 10% resistor.
- 11. C_{ext} connected to $R_{\text{ext}}/C_{\text{ext}}$ through a \geq 45 pF capacitor, $R_{\text{ext}}/C_{\text{ext}}$ connected to V_{CC} through a 10 k Ω \pm 10% resistor.


5

SWITCHING WAVEFORMS

tpLH1 Waveforms



tpLH2 Waveforms



Symbol	Parameter		Limits						Test Condition (Unless Otherwise Specified)
		+ 25°C + 125°C - 55°C		5°C					
	Static Parameters:		Subgroup 1		Subgroup 2		Subgroup 3		
		Min	Max	Min	Max	Min	Max		
V _{ОН}	Logical "1" Output Voltage	2.5		2.5		2.5		>	$\begin{split} & V_{CC} = 4.5 \text{ V, } I_{OH} = -0.4 \text{ mA,} \\ & V_{IH} = 2.0 \text{ V, other input} = 0.7 \text{ V,} \\ & B_2 = (\text{See Note 1}) \text{ or } 0.7 \text{ V, } R_{int} = \text{GND} \\ & \text{or } 4.5 \text{ V, } R_{ext} = \text{GND, } \text{CLR} = 4.5 \text{ V.} \end{split}$
^V OL	Logical "0" Output Voltage		0.4		0.4		0.4	>	$\begin{aligned} & \text{V}_{CC} = 4.5 \text{ V, I}_{OH} = 4.0 \text{ mA, V}_{IH} = 2.0 \text{ V,} \\ & \text{other input} = 0.7 \text{ V, B}_2 = (\text{See Note 1}) \\ & \text{or } 0.7 \text{ V, R}_{int} = \text{GND or } 4.5 \text{ V,} \\ & \text{R}_{ext} = \text{GND, CLR} = 4.5 \text{ V.} \end{aligned}$
VIC	Input Clamping Voltage		-1.5					٧	V _{CC} = 4.5 V, I _{IN} = -18 mA, other inputs are open.
ΉΗ	Logical "1" Input Current		20		20		20	μΑ	V _{CC} = 5.5 V, V _{IH} = 2.7 V, other input is GND, CLR = 2.7 V.
Інн	Logical "1" Input Current		100		100		100	μА	V _{CC} = 5.5 V, V _{IHH} = 5.5 V, other input is GND, CLR = 5.5 V.
I _{IL}	Logical "0" Input Current	-120	-360	-120	-360	-120	-360	μА	V _{CC} = 5.5 V, V _{IN} = 4.5 V, other inputs = 0.4 V.
los	Output Short Circuit Current	-15	-100	-15	-100	-15	-100	mA	V _{CC} = 5.5 V, V _{IN} = 4.5 V, B ₂ = (See Note 1) or GND, CLR = 4.5 V, R _{Int} = GND or 4.5 V, other inputs = GND, V _{OUT} = GND.
Іссн	Power Supply Current		11		11		11	mA	$ \begin{aligned} & \text{V}_{CC} = 5.5 \text{ V, V}_{IN} = 5.5 \text{ V.} \\ & \text{A} = (\text{See Note 1}), \ \text{R}_{int} = 5.5 \text{ V,} \\ & \text{R}_{ext} = 0.9 \text{ V.} \end{aligned} $
^I CCL	Power Supply Current		11		11		11	mA	V _{CC} = 5.5 V, V _{IN} = 5.5 V, B = GND, R _{int} = 5.5 V.
V _{IH}	Logical "1" Input Voltage	2.0		2.0		2.0		٧	V _{CC} = 4.5 V.
VIL	Logical "0" Input Voltage		0.7		0.7		0.7	٧	V _{CC} = 4.5 V.
		Subg	Subgroup 7 Subgroup 8A		Subgroup 8B				
	Functional Tests								per Truth Table with V_{CC} = 5.0 V, V_{INL} = 0.4 V, and V_{INH} = 2.5 V.



Symbol	Parameter	Limits						Unit	Test Condition (Unless Otherwise Specified)
	Switching Parameters:	+ 25°C Subgroup 9		+ 125°C Subgroup 10		- 55°C Subgroup 11			
		Min	Max	Min	Max	Min	Max		
^t PHL1 ^t PHL1	Propagation Delay /Data-Output Output <u>High-Low</u>	5.0	50 45	5.0 —	75 70	5.0 —	75 70	ns	$\begin{array}{l} V_{CC} = 5.0 \text{ V, } C_L = 50 \text{ pF, } R_L = 2.0 \text{ k}\Omega. \\ V_{CC} = 5.0 \text{ V, } C_L = 15 \text{ pF, } R_L = 2.0 \text{ k}\Omega. \\ R_{\text{ext}} = 5.0 \text{ k}\Omega. \end{array}$
^t PLH1 ^t PLH1	Propagation Delay /Data-Output Output Low-High	5.0	38 33	5.0 —	57 52	5.0 —	57 52	ns	$\begin{array}{l} V_{CC} = 5.0 \text{ V, } C_L = 50 \text{ pF, } R_L = 2.0 \text{ k}\Omega. \\ V_{CC} = 5.0 \text{ V, } C_L = 15 \text{ pF, } R_L = 2.0 \text{ k}\Omega. \\ R_{\text{ext}} = 5.0 \text{ k}\Omega. \end{array}$
[†] PHL2 [†] PHL2	Propagation Delay /Data-Output Output High-Low	5.0 —	61 56	5.0 —	92 87	5.0 	92 87	ns	$V_{CC} = 5.0 \text{ V}, C_L = 50 \text{ pF}, R_L = 2.0 \text{ k}\Omega$ $V_{CC} = 5.0 \text{ V}, C_L = 15 \text{ pF}, R_L = 2.0 \text{ k}\Omega$. $R_{\text{ext}} = 5.0 \text{ k}\Omega$
[†] PLH2 [†] PLH2	Propagation Delay /Data-Output Output Low-High	5.0 —	49 44	5.0 	74 69	5.0 —	74 69	ns	$\begin{array}{l} V_{CC} = 5.0 \text{ V, } C_L = 50 \text{ pF, } R_L = 2.0 \text{ k}\Omega. \\ V_{CC} = 5.0 \text{ V, } C_L = 15 \text{ pF, } R_L = 2.0 \text{ k}\Omega. \\ R_{\Theta X L} = 5.0 \text{ k}\Omega. \end{array}$
[†] PHL3 [†] PHL3	Propagation Delay /Data-Output Output High-Low	5.0	32 27	5.0 —	48 43	5.0 —	48 43	ns	$\begin{array}{l} V_{CC} = 5.0 \text{ V, } C_L = 50 \text{ pF, } R_L = 2.0 \text{ k}\Omega. \\ V_{CC} = 5.0 \text{ V, } C_L = 15 \text{ pF, } R_L = 2.0 \text{ k}\Omega. \\ R_{\text{ext}} = 5.0 \text{ k}\Omega. \end{array}$
^t PLH3 ^t PLH3	Propagation Delay /Data-Output Output Low-High	5.0	50 45	5.0 —	75 70	5.0 —	75 70	ns	$\begin{array}{l} V_{CC} = 5.0 \text{ V, } C_L = 50 \text{ pF, } R_L = 2.0 \text{ k}\Omega. \\ V_{CC} = 5.0 \text{ V, } C_L = 15 \text{ pF, } R_L = 2.0 \text{ k}\Omega. \\ R_{\text{ext}} = 5.0 \text{ k}\Omega. \end{array}$
^t P(min)	A or B to Q		205 200	5.0		5.0 —		ns	$\begin{array}{l} V_{CC} = 5.0 \text{ V, } C_L = 50 \text{ pF, } R_L = 2.0 \text{ k}\Omega. \\ V_{CC} = 5.0 \text{ V, } C_L = 15 \text{ pF, } R_L = 2.0 \text{ k}\Omega. \\ R_{\text{ext}} = 5.0 \text{ k}\Omega. \end{array}$
^t PQ	A to B to Q	5.0 4.0	6.0 6.0	3.0 —	6.25 —	3.0 —	6.25 	ns	$\begin{split} &V_{CC} = 5.0 \text{ V, } C_L = 50 \text{ pF, } R_L = 2.0 \text{ k}\Omega. \\ &V_{CC} = 5.0 \text{ V, } C_L = 15 \text{ pF, } R_L = 2.0 \text{ k}\Omega. \\ &R_{\text{ext}} = 10 \text{ k}\Omega, C_{\text{ext}} = 1000 \text{ pF.} \end{split}$