

M52042FP

NTSC Video Chroma Signal Processor

REJ03F0180-0201 Rev.2.01 Mar 31, 2008

Description

The M52042FP is a semiconductor integrated circuit (IC) for picture signal processing that has been developed for NTSC system LCD color TV.

This IC has a built-in luminance signal processing circuit and color signal processing circuit, which is employed to convert a composite video signal to an RGB signal.

Features

- Low voltage and low power dissipation design
- Built-in Y/C separation circuit and external chroma trap switchable (fc is nearly equal to 1.5 MHz.)
- Built-in sync separation circuit
- Provided with Y-signal blanking function by HD pulse
- R.G.B. signal output
- Tint, contrast, picture quality and color control linearly adjustable
- 24-pin, shrink pitch, flat package employed
- Same package as in PAL system video chroma IC M52045FP, pin perfectly compatible

Application

LCD color TV and LCD color view finder


Recommended Operating Condition

Supply voltage range: 3.7 to 4.5 V


Rated supply voltage: 4.0 V



Block Diagram



Pin Arrangement



Pin Description

Pin No.	Name	Peripheral Circuit of Pins
1	VIDEO IN (Video input)	1 V _{CC} Bias GND
2	SYNC SEP IN (SYNC separation input)	© V _{CC} Bias GND
3	ACC FILTER	W 47 k \$ GND 3
4	SYNC OUT (SYNC separation output)	V _{CC} 100 k ≥ ≥10 k GND
5	HD IN (HD pulse input)	50 k 100 k GND

Pin No. Name 6 PED CLAMP C (Pedestal-clamped capacitance)	Peripheral Circuit of Pins 6
	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
	V _{CC}
	Bias \$5 k GND
7 CHROMA TRAP	7 V _{CC}
8 Y OUT (Y output)	V _{CC} 150 k ≤40 k 8 10 k ≤ GND
9 CONTRAST CONT. (Contrast control)	5 k \$ 5 k 9 9 \$ 36 k GND
10 R OUT (R output)	20 k ₹ \$20 k
11 G OUT (G output)	(10) (11) (12)
B OUT (B output)	Bias \$360 GND
13 GND (Grounding)	_
24 V _{CC} +4 V (Power supply)	


Pin No.	Name	Peripheral Circuit of Pins
16	S.W.	(16)V _{CC}
	(Selector switch)	Ĭ Ť
		ສັ≱ ≨175 k
		10 k
		' '
		10 ₹ ₹ ₹ ₹ ₹ ₹ ₹ ₹ ₹ ₹ ₹ ₹ ₹ ₹ ₹ ₹ ₹ ₹ ₹
		GND
22	VCXO MONITOR	V _{CC} 22
		\(\frac{\pi}{\pi} \\ \frac{\pi}{\pi} \\ \pin
		25 \$ 25
		%—————————————————————————————————————
		10 k
		\$\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\
14	PIX CONT.	GND
14	(Picture quality control)	V _{CC} (14)
	(come quanty contact)	\$ \$100 k\$
	C	
		36 k≶ 36 k≶ 100 k
	40	
15	KILLER OUT	→ V _{CC}
	(Killer output)	100 k ≨
	7 60	
		(15)
		100 k≩
47	ADC EILTED	
17	APC FILTER	- V _C c
		* >
		10 k
		10 k
		(T) GND
	1	<u> </u>

Pin No.	Name	Peripheral Circuit of Pins
18	KILLER FILTER	
		41 k %-W
19	TINT CONT. (Tint control)	V _{CC}
		15 k 2 k4 15 k 160 k 8 Bias 19
20	COLOR (Color control)	V _{CC} 20 GND
21	VCXO IN (VCXO input)	22 k
23	VCXO OUT (VCXO output)	V _{CC} ₹500 15 k Bias — 23 Bias — GND

Absolute Maximum Ratings

Item	Symbol	Ratings	Unit
Supply voltage	V _{CC}	4.8	V
Power dissipation	Pd	680	mW
Operating temperature	Topr	-10 to 70	°C
Storage temperature	Tstg	-45 to 120	°C
Thermal derating	Кө	5.4	mW/°C
Electrostatic capacity	Vmax	±200*	V

Note: Charging capacity: 200 pF



Electrical Characteristics


($Ta = 25^{\circ}C$, unless otherwise noted)

ı	l	l	1		I _	$(Ta = 25^{\circ}C, \text{ unless otherwise noted})$
Symbol	Min	Тур	Max	Unit	Test No	Test Conditions
I _{CC}	_	17	21	mA	1	Input standard color bar signal of $V_{CC} = 4 \text{ V}$.
on						
Vsync 1	2.20	2.30	2.40	V	2	Measure each output signal SYNC tip voltage at pins (1), (7) when standard color
•	1.25	1.40	1.50			bar signal of 0.7 Vp-p is input.
,		3.1		Vp-p	3	Input only SYNC pulse of pulse width 4.7 μ s to pin (1). Measure the output amplitude at
	2.7	3.1	3.4			pin (4) when the input SYNC pulse amplitudes are 0.2 and 0.05 Vp-p.
Tsync H	3.7	4.7	5.7	μS	4	Input only SYNC pulse of pulse width 4.7μs to pin (1). Measure the output amplitude at
Tsync L	3.7	4.7	5.7			pin (4) when the input SYNC pulse amplitudes are 0.2 and 0.05 Vp-p.
Dsync H	3.7	4.7	6.0	μS	5	Input only SYNC pulse of pulse width 4.7μs to pin (1). Measure the pulse width + delay
Dsync L	3.7	4.7	6.0			time when the input SYNC pulse amplitudes are 0.2 and 0.05 Vp-p.
	•	•		•		
YLPF (L)	1.45	1.55	_	MHz	6	Measure the frequency at which the sine wave output amplitude is –3 dB when the
YLPF (H)	-30	-24	– 21	dB		input signal(∭∭∭∏ Ū0.2 Vp-p)0.2 Vp-p
					X	is input. Also measure the output gain at input sine wave 3.58 MHz.
YLPF	5.0	7.0	10.0	MHz	7'	Measure the frequency at which the sine
through		.0				wave output amplitude is –3 dB when the
	•					input signal (∭∭∭∭∏ [0.2 Vp-p) 0.2 Vp-p is input, and V16 is 4.0 V _{PC} input.
Vmay	1 1	17	1.7	\/n n	7	Input standard staircase wave of 0.7 Vp-p.
Tillax		1.7		νр-р	,	Measure the output amplitude at pin (12) when V9 is 0 V.
GYmax	4.0	6.0	8.0	dB	8	Input standard staircase wave of 0.7 Vp-p.
	CC) `				Calculate the ratio between the output
						amplitude at pin (12) and input amplitude when V9 is 1.7 V.
Yctrast (1)	1.20	2.45	4.50	dB	9	Input standard staircase wave of 0.7 Vp-p,
Yctrast (2, 5)	-7.3	-5.0	-2.7			and calculate the ratio of the input amplitude to the output amplitude in Test No.8 above
Yctrast (3, 5)	_	-30	-17			when V9 is changed 1 V, 2.5 V and 3.5 V.
XPIX (4)	-3.5	-2.0	-0.5	dB	10	Input 1.5 MHz sine wave of 0.2 Vp-p to the
						input. Measure each output amplitude at pin (12) when V9 is 1.7 V, and V14 is changed
XPIX (0)	10.0	12.0	14.0	dB		to 2, 4 and 0 V and calculate the ratio
						between the input amplitude and the output amplitude when V14 = 2 V.
GYamp	9.1	11.0	12.6	dB	11	Input standard staircase wave of 0.7 Vp-p
						and calculate the ratio between the output amplitude at pin (8) and input amplitude.
Vped	0.00	0.05	0.06	_	12	With input SYNC pulse at 0.2 Vp-p, measure pin (12) output pedestal offset, and calculate ratio of the offset to that when 0.7 Vp-p standard staircase is input.
	Vsync 1 Vsync 7 Vsync H Vsync L Tsync H Tsync L Dsync L YLPF (L) YLPF (H) YLPF through Ymax GYmax Yctrast (1) Yctrast (2, 5) Yctrast (3, 5) XPIX (4) XPIX (0)	Icc	Icc	Icc	Icc	Icc


Electrical Characteristics (cont.)

_			_			Test	
Item Chroma section	Symbol	Min	Тур	Max	Unit	No	Test Conditions
Acc control characteristics	Cacc (+4)	0	0.7	1.5	dB	dB 14	Input burst 0.2 Vp-p + CW 4.33 MHz shall be 0 dB. Measure the output at pin (12) when the input is changed to +4 dB and -20 dB, and calculate the ratio of the measured amplitude to the output amplitude at 0 dB.
	Cacc (-20)	-6.0	-2.0	0			
Killer operation	Ckilr	-53	–49	-43	dB	15	Input a chroma signal of 0.2 Vp-p to the input. Reduce the amplitude and measure the amplitude ratio when the voltage at pin (15) exceeds 2.5 V.
Color control	Cast (4)	2	2.2	4.5	dB	16	Input burst 0.2 Vp-p + CW 4.33 MHz,
characteristics	Cast (3)	1.5	2.0	4.0			change V20 to 2 V, 4 V, 3 V, 1 V and 0.5 V to measure each output (100 kHz beat)
	Cast (1)	-8.5	-6	-4			amplitude at pin (12), and calculate the ratio
	Cast (0, 5)	-17	-13	-10			between the measured amplitude and the output amplitude at V20 = 1 V.
APC pull-in range	∆fapc	+400	+600	_	Hz	17	Input only SYNC, and after adjusting free run, input 0.2 Vp-p
		_	-300	-200			CW ($\bigcap_{\bar{J}_{0.2}} \bigvee_{\bar{P}_{p-p}} \bigcap_{\bar{P}_{0.2}} \bigvee_{\bar{P}_{p-p}} \bigcap_{\bar{P}_{0.2}} \bigvee_{\bar{P}_{p-p}} \bigcap_{\bar{P}_{0.2}} \bigvee_{\bar{P}_{p-p}} \bigcap_{\bar{P}_{0.2}} \bigvee_{\bar{P}_{p-p}} \bigcap_{\bar{P}_{0.2}} \bigvee_{\bar{P}_{p-p}} \bigcap_{\bar{P}_{0.2}} \bigvee_{\bar{P}_{0.2}} \bigcap_{\bar{P}_{0.2}} \bigvee_{\bar{P}_{0.2}} \bigcap_{\bar{P}_{0.2}} \bigcap_{\bar{P}_{0.2}}$
B demodulator sensitivity	DB	0.8	1.2	1.6	Vp-p	18	Input CW 4.33 MHz of 0.2 Vp-p to the input, and measure the output amplitude at pin (12) when V20 = 1 V.
Demodulated output voltage ratio	R (R/B)	0.46	0.52	0.60	Ī	19	Input CW 4.33 MHz of 0.2 Vp-p to the input, measure the output amplitude at pins (10), (11) when V20 = 1 V, and calculate the ratio
	R (G/B)	0.20	0.30	0.40			of the measured amplitude to the output amplitude in Test No.18 above.
Killer output voltage H	Vkiller H	2.5	3.2	0.10	V	21	Measure DC voltage at pin (15) when 0 V and 4 V are applied to pin (18).
Killer output voltage L	Vkiller L	_	0.20	0.40			
TINT control variance	Т	75	85	100	deg	22	Input a chroma signal of 0.4 Vp-p to the input, and measure the phase variance at pin (12) when 0 V and 4 V are applied to V19.
TINT control characteristics	Topen	- 5	+5	+15	deg	23	Apply B monochromatic wave, (variable phase) 0.4 Vp-p and burst 0.2 Vp-p to the input. Measure the input phase in which the output at pin (12) becomes maximum with V19 open as burst phase –180 degrees.
	Tmin	-55	40	-25	deg	Apply B monochromatic wave (variable phase) 0.4 Vp-p and burst 0.2 Vp-p to the input. Measure the input phase in which the	
	Tmax	+30	-40	+60			output at pin (12) becomes "maximum" when V19 is 0 V and 4 V as burst phase –180 degrees.
HD for chroma delay	Dhd	_	2.0	2.2	μѕ	24	Apply B monochromatic wave 0.4 Vp-p and burst 0.2 Vp-p to the input. Measure the delay time from HD pulse rise to the chroma rise of pin (12) output.

Input Signal




Test Circuit



Note: The evaluation of the above application circuit should be performed with great care, because APC characteristics, etc. differ considerably according to crystal characteristics and board pattern.


Page 11 of 13

Application Example



Note: The evaluation of the above application circuit should be performed with great care, because APC characteristics, etc. differ considerably according to crystal characteristics and board pattern.

Package Dimensions



Renesas Technology Corp. sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

- Renesas lechnology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan Notes:

 1. This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warrantes or representations with respect to the accuracy or completeness of the information in this document nor grants any license to any intellectual property girbs to any other rights of oral for Renesas or any third party with respect to the information in this document in this document or the purpose of the respect of the information in this document in the product data, diagrams, charts, programs, algorithms, and application critical examples.

 3. You should not use the products of the technology described in this document for the purpose of military use. When exporting the products or technology described herein, you should follow the applicable export control laws and regulations, and procedures required by such laws and regulations, and procedures required to the date this document, including the suitability of such information in the deciment, the deciment of t



RENESAS SALES OFFICES

http://www.renesas.com

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

Renesas Technology America, Inc

450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd.
Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120 Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7858/7898

Renesas Technology Hong Kong Ltd.
7th Floor, North Tower, World Finance Centre, Harbour City, Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2377-3473

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 3518-3399

Renesas Technology Singapore Pte. Ltd.

1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510