

PART NUMBER

NSC800N-4I-ROCS

Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All re-creations are done with the approval of the Original Component Manufacturer. (OCM)

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceeds the OCM data sheet.

Quality Overview

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-38535
 - Class Q Military
 - Class V Space Level

Qualified Suppliers List of Distributors (QSLD)

• Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OCM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.

National Semiconductor is now part of Texas Instruments.

Search <u>http://www.ti.com/</u> for the latest technical

information and details on our current products and services.

National Semiconductor

NSC800[™] High-Performance Low-Power CMOS Microprocessor

General Description

The NSC800 is an 8-bit CMOS microprocessor that functions as the central processing unit (CPU) in National Semiconductor's NSC800 microcomputer family. National's microCMOS technology used to fabricate this device provides system designers with performance equivalent to comparable NMOS products, but with the low power advantage of CMOS. Some of the many system functions incorporated on the device, are vectored priority interrupts, refresh control, power-save feature and interrupt acknowledge. The NSC800 is available in dual-in-line and surface mounted chip carrier packages.


The system designer can choose not only from the dedicated CMOS peripherals that allow direct interfacing to the NSC800 but from the full line of National's CMOS products to allow a low-power system solution. The dedicated peripherals include NSC810A RAM I/O Timer, NSC858 UART, and NSC831 I/O.

All devices are available in commercial, industrial and military temperature ranges along with two added reliability flows. The first is an extended burn in test and the second is the military class C screening in accordance with Method 5004 of MIL-STD-883.

Block Diagram



- Fully compatible with Z80[®] instruction set: Powerful set of 158 instructions 10 addressing modes
- 22 internal registers Low power: 50 mW at 5V V_{CC}
- Unique power-save feature
- Multiplexed bus structure
- Schmitt trigger input on reset
- On-chip bus controller and clock generator
- Variable power supply 2.4V-6.0V
- On-chip 8-bit dynamic RAM refresh circuitry
- Speed: 1.0 µs instruction cycle at 4.0 MHz
 - NSC800-4 4.0 MHz
 - NSC800-35 3.5 MHz
 - NSC800-3 2.5 MHz NSC800-1 1.0 MHz
- Capable of addressing 64k bytes of memory and 256
- I/O devices
- Five interrupt request lines on-chip





NSC800

A-R

microCMOS

∞⊂₽

Table of Contents

1.0 ABSOLUTE MAXIMUM RATINGS

2.0 OPERATING CONDITIONS

3.0 DC ELECTRICAL CHARACTERISTICS

4.0 AC ELECTRICAL CHARACTERISTICS

5.0 TIMING WAVEFORMS NSC800 HARDWARE

6.0 PIN DESCRIPTIONS

6.1 Input Signals 6.2 Output Signals

6.3 Input/Output Signals

7.0 CONNECTION DIAGRAMS

8.0 FUNCTIONAL DESCRIPTION

8.1 Register Array

- 8.2 Dedicated Registers
- 8.2.1 Program Counter
- 8.2.2 Stack Pointer
- 8.2.3 Index Register
- 8.2.4 Interrupt Register
- 8.2.5 Refresh Register
- 8.3 CPU Working and Alternate Register Sets 8.3.1 CPU Working Registers 8.3.2 Alternate Registers

8.4 Register Functions

- 8.4.1 Accumulator
 8.4.2 F Register—Flags
 8.4.3 Carry (C)
 8.4.4 Adds/Subtract (N)
 8.4.5 Parity/Overflow (P/V)
 8.4.6 Half Carry (H)
 8.4.7 Zero Flag (Z)
 8.4.8 Sign Flag (S)
 8.4.9 Additional General Purpose Registers
- 8.4.10 Alternate Configurations

8.5 Arithmetic Logic Unit (ALU)8.6 Instruction Register and Decoder

- 9.0 TIMING AND CONTROL
- 9.1 Internal Clock Generator
- 9.2 CPU Timing
- 9.3 Initialization
- 9.4 Power Save Feature

9.0 TIMING AND CONTROL

9.5 Bus Access Control

9.6 Interrupt Control

NSC800 SOFTWARE

10.0 INTRODUCTION

11.0 ADDRESSING MODES

- 11.1 Register
- 11.2 Implied
- 11.3 Immediate
- 11.4 Immediate Extended
- 11.5 Direct Addressing
- 11.6 Register Indirect
- 11.7 Indexed
- 11.8 Relative
- 11.9 Modified Page Zero
- 11.10 Bit

12.0 INSTRUCTION SET

- 12.1 Instruction Set Index/Alphabetical 12.2 Instruction Set Mnemonic Notation 12.3 Assembled Object Code Notation 12.4 8-Bit Loads 12.5 16-Bit Loads 12.6 8-Bit Arithmetic 12.7 16-Bit Arithmetic 12.8 Bit Set. Reset. and Test
- 12.9 Rotate and Shift
- 12.10 Exchanges
- 12.11 Memory Block Moves and Searches
- 12.12 Input/Output
- 12.13 CPU Control
- 12.14 Program Control
- 12.15 Instruction Set: Alphabetical Order
- 12.16 Instruction Set: Numerical Order

13.0 DATA ACQUISITION SYSTEM

- 14.0 NSC800M/883B MIL STD 883/CLASS C SCREENING
- 15.0 BURN-IN CIRCUITS
- **16.0 ORDERING INFORMATION**
- 17.0 RELIABILITY INFORMATION

1.0 Absolute Maximur	n Ratings (Note 1)	2.0 Operat	ing Conditions
If Military/Aerospace specified (please contact the National S Office/Distributors for availability	Semiconductor Sales	NSC800-1	$ T_{A} = 0^{\circ}C \text{ to } + 70^{\circ}C $ $ T_{A} = -40^{\circ}C \text{ to } + 85^{\circ}C $
Storage Temperature	-65°C to +150°C	NSC800-3	\rightarrow T _A = 0°C to +70°C
Voltage on Any Pin with Respect to Ground	-0.3V to V _{CC} +0.3V		T _A = −40°C to +85°C T _A = −55°C to +125°C
Maximum V _{CC}	7V		$C \rightarrow T_A = -55^{\circ}C$ to $+125^{\circ}C$
Power Dissipation	1W	NSC800-4	\rightarrow T _A = 0°C to +70°C
Lead Temp. (Soldering, 10 seconds)	300°C	NSC800-4MIL	$T_A = -40^{\circ}C \text{ to } + 85^{\circ}C$ $\rightarrow T_A = -55^{\circ}C \text{ to } + 90^{\circ}C$

3.0 DC Electrical Characteristics $v_{CC} = 5V \pm 10\%$, GND = 0V, unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
ViH	Logical 1 Input Voltage		0.8 V _{CC}		Vcc	V
VIL	Logical 0 Input Voltage		0		0.2 V _{CC}	v
V _{HY}	Hysteresis at RESET IN input	$V_{\rm CC} = 5V$	0.25	0.5		v
VOH1	Logical 1 Output Voltage	$l_{OUT} = -1.0 \text{ mA}$	2.4			v
V _{OH2}	Logical 1 Output Voltage	$I_{OUT} = -10 \mu A$	V _{CC} -0.5			v
V _{OL1}	Logical 0 Output Voltage	I _{OUT} = 2 mA	0		0.4	V
V _{OL2}	Logical 0 Output Voltage	$I_{OUT} = 10 \mu A$	0		0.1	v
ΙL	Input Leakage Current	$0 \le V_{\rm IN} \le V_{\rm CC}$	-10.0		10.0	μA
IOL	Output Leakage Current	$0 \le V_{\rm IN} \le V_{\rm CC}$	- 10.0		10.0	μA
lcc	Active Supply Current	$I_{OUT} = 0, f_{(XIN)} = 2 \text{ MHz}, T_A = 25^{\circ}\text{C}$		8	11	mA
lcc	Active Supply Current	$I_{OUT} = 0, f_{(XIN)} = 5 \text{ MHz}, T_A = 25^{\circ}\text{C}$		10	15	mA
lcc	Active Supply Current	$I_{OUT} = 0$, $f_{(XIN)} = 7$ MHz, T _A = 25°C		15	21	mA
lcc	Active Supply Current	$I_{OUT} = 0, f_{(XIN)} = 8 \text{ MHz}, T_A = 25^{\circ}\text{C}$		15	21	mA
la	Quiescent Current	$I_{OUT} = 0$, $\overline{PS} = 0$, $V_{IN} = 0$ or $V_{IN} = V_{CC}$ $f_{(XIN)} = 0$ MHz, $T_A = 25^{\circ}$ C, $X_{IN} = 0$, CLK = 1		2	5	mA
IPS	Power-Save Current	$I_{OUT} = 0$, $\overline{PS} = 0$, $V_{IN} = 0$ or $V_{IN} = V_{CC}$ $f_{(XIN)} = 5.0 \text{ MHz}$, $T_A = 25^{\circ}$		5	7	mA
CIN	Input Capacitance			6	10	pF
COUT	Output Capacitance			8	12	pF
Vcc	Power Supply Voltage	(Note 2)	2.4	5	6	v

Note 1: Absolute Maximum Ratings indicate limits beyond which permanent damage may occur. Continuous operation at these limits is not intended and should be limited to those conditions specified under DC Electrical Characteristics.

Note 2: CPU operation at lower voltages will reduce the maximum operating speed. Operation at voltages other than 5V ±10% is guaranteed by design, not tested.

NSC800


Symbol	Doremotor	NSC	800-1	NSC	800-3	NSC	00-35	NSC	800-4	Units	Notes	
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Units	NOICES	
t _X	Period at XIN and XOUT Pins	500	3333	200	3333	142	3333	125	3333	ns		
Т	Period at Clock Output (=2 t _X)	1000	6667	400	6667	284	6667	250	6667	ns		
t _R	Clock Rise Time		110		110		90		80	ns	Measured from 10%-90% of signal	
t⊨	Clock Fall Time		70	-	60		55		50	ns	Measured from 10%-90% of signal	
tL	Clock Low Time	435		150		90		80		ns	50% duty cycle, square wave input on XIN	
t _H	Clock High Time	450		145		85		75		ns	50% duty cycle, square wave input on XIN	
tACC(OP)	ALE to Valid Data		1340		490		340		300	ns	Add t for each WAIT STATE	
tACC(MR)	ALE to Valid Data		1875		620		405		360	ns	Add t for each WAIT STATE	
^t AFR	AD(0–7) Float after RD Falling		0		0		0		0	ns		
t _{BABE}	BACK Rising to Bus Enable		1000		400		300		250	ns		
^t BABF	BACK Falling to Bus Float		50		50		50		50	ns		
^t BACL	BACK Fall to CLK Falling	425		125		60		55		ns		
t _{BRH}	BREQ Hold Time	0		0		0		0		ns		
t _{BRS}	BREQ Set-Up Time	100		50		50		45		ns		
^t CAF	Clock Falling ALE Falling	0	70	0	65	0	60	0	55	ns		
^t CAR	Clock Rising to ALE Rising	0	100	0	100	0	90	0	80	ns		
tCRD	Clock Rising to Read Rising		100		90		90		80	ns		
	Clock Rising to Refresh Falling		80		70		70		65	ns		
^t DAI	ALE Falling to INTA Falling	445		160		95		85		ns		
t _{DAR}	ALE Falling to RD Falling	400	575	160	250	100	180	90	160	ns		
t _{DAW}	ALE Falling to WR Falling	900	1010	350	420	225	300	200	265	ns		
t _{D(BACK)1}	ALE Falling to BACK Falling	2460		975	_	635		560	ļ	ns	Add t for each WAIT state Add t for opcode fetch cycle	
^t D(BACK)2	BREQ Rising to BACK Rising	500	1610	200	700	140	540	125	475	ns		
t _{D(I)}	ALE Falling to INTR, NMI, RSTA-C, PS, BREQ, Inputs Valid		1360		475		284		250	ns	Add t for each WAIT state Add t for opcode fetch cycle	
t _{DPA}	Rising PS to Falling ALE	500	1685	200	760	140	580	125	510	ns	See <i>Figure 14</i> also	
tD(WAIT)	ALE Falling to WAIT Input Valid		550		250		170		125	ns		

7-6


Symbol	Parameter	NSC	300-1	NSC	800-3	NSC8	00-35	NSC	800-4	Units	Notes
oyinboi	r al allistet	Min	Max	Min	Max	Min	Max	Min	Max	Unita	Notes
T _{H(ADH)1}	A(8–15) Hold Time During Opcode Fetch	0		0		0		0		ns	
T _{H(ADH)2}	A(8–15) Hold Time During Memory or IO, RD and WR	400		100		85	-	60		ns	
TH(ADL)	AD(0-7) Hold Time	100		60		35		30		ns	
T _{H(WD)}	Write Data Hold Time	400		100		85		75		ns	
t _{INH}	Interrupt Hold Time	0		0		0		0		ns	
t _{INS}	Interrupt Set-Up Time	100		50		50		45		ns	
^t NMI	Width of NMI Input	50		30		25		20		ns	
t _{RDH}	Data Hold after Read	0		0		0		0		ns	
t _{RFLF}	RFSH Rising to ALE Falling	60		50		45		40		ns	
t _{RL(MR)}	RD Rising to ALE Rising (Memory Read)	390		100		50		45		ns	
tS(AD)	AD(0-7) Set-Up Time	300		45		45		40		ns	
ts(ALE)	A(8–15), SO, SI, IO/ M Set-Up Time	350		70		55		50		ns	
ts(WD)	Write Data Set-Up Time	385		75		35		30		ns	
^t W(ALE)	ALE Width	430		130		115		100		ns	
twн	WAIT Hold Time	0		0		0		0		ns	
t _{W(I)}	Width of INTR, RSTA-C, PS, BREQ	500		200		140		125		ns	
tw(INTA)	INTA Strobe Width	1000		400		225		200		ns	Add two t states for first INTA of each interrupt response string Add t for each WAIT state
t _{WL}	WR Rising to ALE Rising	450		130		70		70		ns	
^t W(RD)	Read Strobe Width During Opcode Fetch	960		360		210		185		ns	Add t for each WAIT State Add t/2 for Memory Read Cycles
^t w(RFSH)	Refresh Strobe Width	1925		725		450		395		ns	
tws	WAIT Set-Up Time	100		70		60		55		ns	
tw(WAIT)	WAIT Input Width	550		250		195		175		ns	
tw(wR)	Write Strobe Width	985		370		250		220		ns	Add t for each WAIT state
tXCF	XIN to Clock Falling	25	100	15	85	5	90	5	80	ns	
txcR	XIN to Clock Rising	25	85	15	85	5	90	5	80	ns	

Note 1: Test conditions: t = 1000 ns for NSC800-1, 400 ns for NSC800, 285 ns for NSC800-35, 250 ns for NSC800-4.

Note 2: Output timings are measured with a purely capacitive load of 100 pF.



This Material Copyrighted By Its Respective Manufacturer



NSC800 HARDWARE

6.0 Pin Descriptions

6.1 INPUT SIGNALS

Reset Input (RESET IN): Active low. Sets A (8-15) and AD (0-7) to TRI-STATE® (high impedance). Clears the contents of PC, I and R registers, disables interrupts, and activates reset out.

Bus Request (BREQ): Active low. Used when another device requests the system bus. The NSC800 recognizes BREQ at the end of the current machine cycle, and sets A(8-15), AD(0-7), IO/M, RD, and WR to the high impedance state. RFSH is high during a bus request cycle. The CPU acknowledges the bus request via the BACK output signal.

Non-Maskable Interrupt (NMI): Active low. The non-maskable interrupt, generated by the peripheral device(s), is the highest priority interrupt. The edge sensitive interrupt requires only a pulse to set an internal flip-flop which generates the internal interrupt request. The NMI flip-flop is monitored on the same clock edge as the other interrupts. It must also meet the minimum set-up time spec for the interrupt to be accepted in the current machine instruction. When the processor accepts the interrupt the flip-flop resets automatically. Interrupt execution is independent of the interrupt enable flip-flop. NMI execution results in saving the PC on the stack and automatic branching to restart address X'0066 in memory.

Restart Interrupts, A, B, C (RSTA, RSTB, RSTC): Active low level sensitive. The CPU recognizes restarts generated by the peripherals at the end of the current instruction, if their respective interrupt enable and master enable bits are set. Execution is identical to NMI except the interrupts vector to the following restart addresses:

Nama	Restart
Name	Address (X')
NMI	0066
RSTA	003C
RSTB	0034
RSTC	002C
INTR (Mode 1)	0038

The order of priority is fixed. The list above starts with the highest priority.

Interrupt Request (INTR): Active low, level sensitive. The CPU recognizes an interrupt request at the end of the current instruction provided that the interrupt enable and master interrupt enable bits are set. INTR is the lowest priority interrupt. Program control selects one of three response modes which determines the method of servicing INTR in conjunction with INTA. See Interrupt Control.

Walt (WAIT): Active low. When set low during RD, WR or INTA machine cycles (during the WR machine cycle, wait must be valid prior to write going active) the CPU extends its machine cycle in increments of t (wait) states. The wait machine cycle continues until the WAIT input returns high.

The wait strobe input will be accepted only during machine cycles that have $R\overline{D}$, $W\overline{R}$ or INTA strobes and during the machine cycle immediately after an interrupt has been accepted by the CPU. The later cycle has its RD strobe suppressed but it will still accept the wait.

Power-Save (PS): Active low. PS is sampled during the last t state of the current instruction cycle. When \overline{PS} is low, the

CPU stops executing at the end of current instruction and keeps itself in the low-power mode. Normal operation resumes when $\overline{\text{PS}}$ returns high (see Power Save Feature description).

CRYSTAL (X_{IN}, X_{OUT}): X_{IN} can be used as an external clock input. A crystal can be connected across X_{IN} and X_{OUT} to provide a source for the system clock.

6.2 OUTPUT SIGNALS

Bus Acknowledge (BACK): Active low. BACK indicates to the bus requesting device that the CPU bus and its control signals are in the TRI-STATE mode. The requesting device then commands the bus and its control signals.

Address Bits 8–15 [A(8–15)]: Active high. These are the most significant 8 bits of the memory address during a memory instruction. During an I/O instruction, the port address on the lower 8 address bits gets duplicated onto A(8–15). During a BREQ/BACK cycle, the A(8–15) bus is in the TRI-STATE mode.

Reset Out (RESET OUT): Active high. When RESET OUT is high, it indicates the CPU is being reset. This signal is normally used to reset the peripheral devices.

Input/Output/Memory (IO/M): An active high on the IO/M output signifies that the current machine cycle is an input/ output cycle. An active low on the IO/M output signifies that the current machine cycle is a memory cycle. It is TRI-STATE during BREQ/BACK cycles.

Refresh (RFSH): Active low. The refresh output indicates that the dynamic RAM refresh cycle is in progress. RFSH goes low during T3 and T4 states of all M1 cycles. During the refresh cycle, AD(0-7) has the refresh address and A(8-15) indicates the interrupt vector register data. RFSH is high during BREQ/BACK cycles.

Address Latch Enable (ALE): Active high. ALE is active only during the T1 state of any M cycle and also T3 state of the M1 cycle. The high to low transition of ALE indicates that a valid memory, I/O or refresh address is available on the AD(0-7) lines.

Read Strobe ($\overline{\text{RD}}$): Active low. The CPU receives data via the AD(0-7) lines on the trailing edge of the $\overline{\text{RD}}$ strobe. The $\overline{\text{RD}}$ line is in the TRI-STATE mode during $\overline{\text{BREQ}}/\overline{\text{BACK}}$ cycles.

Write Strobe (WR): Active low. The CPU sends data via the AD(0-7) lines while the WR strobe is low. The WR line is in the TRI-STATE mode during BREQ/BACK cycles.

Clock (CLK): CLK is the output provided for use as a system clock. The CLK output is a square wave at one half the input frequency.

Interrupt Acknowledge (INTA): Active low. This signal strobes the interrupt response vector from the interrupting peripheral devices onto the AD(0-7) lines. INTA is active during the M1 cycle immediately following the t state where the CPU recognized the INTR interrupt request.

Two of the three interrupt request modes use INTA. In mode 0 one to four INTA signals strobe a one to four byte instruction onto the AD(0-7) lines. In mode 2 one INTA signal strobes the lower byte of an interrupt response vector onto the bus. In mode 1, INTA is inactive and the CPU response to INTR is the same as for an NMI or restart interrupt.

6.0 Pin Descriptions (Continued)

Status (SO, S1): Bus status outputs provide encoded information regarding the current M cycle as follows:

Machine Cycle		State	Control		
	SO	S 1	10/M	RD	WR
Opcode Fetch	1	1	0	0	1
Memory Read	0	1	0	0	1
Memory Write	1	0	0	1	0
I/O Read	0	1	1	0	1
I/O Write	1	0	1	1	0
Halt*	0	0	0	0	1
Internal Operation*	0	1	0	1	1
Acknowledge of Int**	1	1	0	1	1


*ALE is not suppressed in this cycle.

**This is the cycle that occurs immediately after the CPU accepts an inter-rupt (RSTA, RSTB, RSTC, INTR, NMI).

Note 1: During halt, CPU continues to do dummy opcode fetch from location following the halt instruction with a halt status. This is so CPU can continue to do its dynamic RAM refresh.

Note 2: No early status is provided for interrupt or hardware restarts.

7.0 Connection Diagrams



6.3 INPUT/OUTPUT SIGNALS

At RD Time: At WR Time:

of ALE Time:

During BREQ/ BACK Cycle:

Multiplexed Address/Data [AD(0-7)]: Active high

cycle.


Input data to CPU. Output data from CPU. At Falling Edge Least significant byte of address

High impedance.

during memory reference cycle. 8-bit port address during I/O reference

7-11

NSC800




7-12

8.0 Functional Description (Continued)

8.1 REGISTER ARRAY

The NSC800 register array is divided into two parts: the dedicated registers and the working registers, as shown in *Figure 2*.






FIGURE 2. NSC800 Register Array

8.2 DEDICATED REGISTERS

There are 6 dedicated registers in the NSC800: two 8-bit and four 16-bit registers (see Figure 3).

Although their contents are under program control, the program has no control over their operational functions, unlike the CPU working registers. The function of each dedicated register is described as follows:

CPU Dedicated Registers

Program Counter PC	(16)
Stack Pointer SP	(16)
Index Register IX	(16)
Index Register IY	(16)
Interrupt Vector Register I	(8)
Memory Refresh Register R	(8)

FIGURE 3. Dedicated Registers

8.2.1 Program Counter (PC)

The program counter contains the 16-bit address of the current instruction being fetched from memory. The PC increments after its contents have been transferred to the address lines. When a program jump occurs, the PC receives the new address which overrides the incrementer.

There are many conditional and unconditional jumps, calls, and return instructions in the NSC800's instruction repertoire that allow easy manipulation of this register in controlling the program execution (i.e. JP NZ nn, JR Zd2, CALL NC, nn).

8.2.2 Stack Pointer (SP)

The 16-bit stack pointer contains the address of the current top of stack that is located in external system RAM. The stack is organized in a last-in, first-out (LIFO) structure. The pointer decrements before data is pushed onto the stack, and increments after data is popped from the stack.

Various operations store or retrieve, data on the stack. This, along with the usage of subroutine calls and interrupts, allows simple implementation of subroutine and interrupt nesting as well as alleviating many problems of data manipulation.

8.2.3 Index Register (IX and IY)

The NSC800 contains two index registers to hold independent, 16-bit base addresses used in the indexed addressing mode. In this mode, an index register, either IX or IY, contains a base address of an area in memory making it a pointer for data tables.

In all instructions employing indexed modes of operation, another byte acts as a signed two's complement displacement. This addressing mode enables easy data table manipulations.

8.2.4 Interrupt Register (I)

When the NSC800 provides a Mode 2 response to INTR, the action taken is an indirect call to the memory location containing the service routine address. The pointer to the address of the service routine is formed by two bytes, the high-byte is from the I Register and the low-byte is from the interrupting peripheral. The peripheral always provides an even address for the lower byte (LSB=0). When the processor receives the lower byte from the peripheral it concatenates it in the following manner:

l Register	External byte
8 bits	0
	↑

The LSB of the external byte must be zero.

FIGURE 4a. Interrupt Register

The even memory location contains the low-order byte, the next consecutive location contains the high-order byte of the pointer to the beginning address of the interrupt service routine.

8.2.5 Refresh Register (R)

For systems that use dynamic memories rather than static RAM's, the NSC800 provides an integral 8-bit memory refresh counter. The contents of the register are incremented after each opcode fetch and are sent out on the lower portion of the address bus, along with a refresh control signal. This provides a totally transparent refresh cycle and does not slow down CPU operation.

The program can read and write to the R register, although this is usually done only for test purposes.

NSC800

8.0 Functional Description (Continued) 8.3 CPU WORKING AND ALTERNATE REGISTER SETS

8.3.1 CPU Working Registers

The portion of the register array shown in *Figure 4b* represents the CPU working registers. These sixteen 8-bit registers are general-purpose registers because they perform a multitude of functions, depending on the instruction being executed. They are grouped together also due to the types of instructions that use them, particularly alternate set operations.

The F (flag) register is a special-purpose register because its contents are more a result of machine status rather than program data. The F register is included because of its interaction with the A register, and its manipulations in the alternate register set operations.

8.3.2 Alternate Registers

The NSC800 registers designated as CPU working registers have one common feature: the existence of a duplicate register in an alternate register set. This architectural concept simplifies programming during operations such as interrupt response, when the machine status represented by the contents of the registers must be saved.

The alternate register concept makes one set of registers available to the programmer at any given time. Two instructions (EX AF, A'F' and EXX), exchange the current working set of registers with their alternate set. One exchange between the A and F registers and their respective duplicates (A' and F') saves the primary status information contained in the accumulator and the flag register. The second exchange instruction performs the exchange between the remaining registers, B, C, D, E, H, and L, and their respective alternates B', C', D', E', H', and L'. This essentially saves the contents of the original complement of registers while providing the programmer with a usable alternate set.

CPU Main Working Register Set

Accumulator A	(8)	Flags F	(8)
Register B	(8)	Register C	(8)
Register D	(8)	Register E	(8)
Register H	(8)	Register L	(8)

CPU Alternate Working Register Set

aa.a.o.		
(8)	Flags F'	(8)
(8)	Register C'	(8)
(8)	Register E'	(8)
(8)	Register L'	(8)
	(8) (8) (8)	(8) Register C'(8) Register E'

FIGURE 4b. CPU Working and Alternate Registers

8.4 REGISTER FUNCTIONS 8.4.1 Accumulator (A Register)

The A register serves as a source or destination register for data manipulation instructions. In addition, it serves as the accumulator for the results of 8-bit arithmetic and logic operations.


The A register also has a special status in some types of operations; that is, certain addressing modes are reserved for the A register only, although the function is available for all the other registers. For example, any register can be loaded by immediate, register indirect, or indexed addressing modes. The A register, however, can also be loaded via an additional register indirect addressing.

Another special feature of the A register is that it produces more efficient memory coding than equivalent instruction functions directed to other registers. Any register can be rotated; however, while it requires a two-byte instruction to normally rotate any register, a single-byte instruction is available for rotating the contents of the accumulator (A register).

8.4.2 F Register - Flags

The NSC800 flag register consists of six status bits that contain information regarding the results of previous CPU operations. The register can be read by pushing the contents onto the stack and then reading it, however, it cannot be written to. It is classified as a register because of its affiliation with the accumulator and the existence of a duplicate register for use in exchange instructions with the accumulator.

Of the six flags shown in *Figure 5*, only four can be directly tested by the programmer via conditional jump, call, and return instructions. They are the Sign (S), Zero (Z), Parity/ Overflow (P/V), and Carry (C) flags. The Half Carry (H) and Add/Subtract (N) flags are used for internal operations related to BCD arithmetic.



8.0 Functional Description (Continued)

8.4.3 Carry (C)

A carry from the highest order bit of the accumulator during an add instruction, or a borrow generated during a subtrac-tion instruction sets the carry flag. Specific shift and rotate instructions also affect this bit.

Two specific instructions in the NSC800 instruction repertoire set (SCF) or complement (CCF) the carry flag.

Other operations that affect the C flag are as follows:

- Adds
- Subtracts
- Logic Operations (always resets C flag)
- Rotate Accumulator
- Rotate and Shifts
- Decimal Adjust
- Negation of Accumulator
- Other operations do not affect the C flag.

8.4.4 Adds/Subtract (N)

This flag is used in conjunction with the H flag to ensure that the proper BCD correction algorithm is used during the decimal adjust instruction (DAA). The correction algorithm depends on whether an add or subtract was previously done with BCD operands.

The operations that set the N flag are:

- Subtractions
- ٠ Decrements (8-bit)
- Complementing of the Accumulator
- Block I/O
- **Block Searches**
- Negation of the Accumulator

The operations that reset the N flag are:

Adds

- Increments
- Logic Operations
- Rotates
- Set and Complement Carry
- Input Register Indirect
- Block Transfers
- Load of the I or R Registers
- Bit Tests
- Other operations do not affect the N flag.

8.4.5 Parity/Overflow (P/V)

The Parity/Overflow flag is a dual-purpose flag that indicates results of logic and arithmetic operations. In logic operations, the P/V flag indicates the parity of the result; the flag is set (high) if the result is even, reset (low) if the result is odd. In arithmetic operations, it represents an overflow condition when the result, interpreted as signed two's complement arithmetic, is out of range for the eight-bit accumulator (i.e. - 128 to + 127).

The following operations affect the P/V flag according to the parity of the result of the operation:

NSC800

- Logic Operations
- Rotate and Shift
- . **Rotate Digits**
- Decimal Adjust
- Input Register Indirect

The following operations affect the P/V flag according to the overflow result of the operation.

- Adds (16 bit with carry, 8-bit with/without carry)
- . Subtracts (16 bit with carry, 8-bit with/without carry)
- Increments and Decrements
- Negation of Accumulator

The P/V flag has no significance immediately after the following operations.

- Block I/O .
- Bit Tests

In block transfers and compares, the P/V flag indicates the status of the BC register, always ending in the reset state after an auto repeat of a block move. Other operations do not affect the P/V flag.

8.4.6 Half Carry (H)

This flag indicates a BCD carry, or borrow, result from the low-order four bits of operation. It can be used to correct the results of a previously packed decimal add, or subtract, operation by use of the Decimal Adjust Instruction (DAA). The following operations affect the H flag:

Adds (8-bit)

- Subtracts (8-bit)
- . Increments and Decrements
- Decimal Adjust
- Negation of Accumulator
- - Always Set by: Logic AND Complement Accumulator

Bit Testing

- Always Reset By: Logic OR's and XOR's Rotates and Shifts
 - Set Carry
 - Input Register Indirect
 - **Block Transfers**

Loads of I and R Registers

The H flag has no significance immediately after the follow-

- ing operations.
- 16-bit Adds with/without carry .
- 16-Bit Subtracts with carry Complement of the carry
- Block I/O •
- Block Searches

Other operations do not affect the H flag.

8.0 Functional Description (Continued)

8.4.7 Zero Flag (Z)

Loading a zero in the accumulator or when a zero results from an operation sets the zero flag.

- The following operations affect the zero flag.
 - Adds (16-bit with carry, 8-bit with/without carry) Subtracts (16-bit with carry, 8-bit with/without carry)
 - ٠
 - Logic Operations
 - Increments and Decrements ٠
 - **Rotate and Shifts**
 - Rotate Digits .
 - Decimal Adjust Input Register Indirect
 - .
 - Block I/O (always set after auto repeat block I/O)
 - Block Searches
 - . Load of I and R Registers
 - Bit Tests
 - Negation of Accumulator

The Z flag has no significance immediately after the following operations:

Block Transfers

Other operations do not affect the zero flag.

8.4.8 Sign Flag (S)

The sign flag stores the state of bit 7 (the most-significant bit and sign bit) of the accumulator following an arithmetic operation. This flag is of use when dealing with signed numbers.

The sign flag is affected by the following operation according to the result:

- Adds (16-bit with carry, 8-bit with/without carry)
- Subtracts (16-bit with carry, 8-bit with/without carry)
- Logic Operations
- . Increments and Decrements
- Rotate and Shifts
- Rotate Digits .
- Decimal Adjust
- Input Register Indirect .
- Block Search
- Load of I and R Registers Negation of Accumulator

The S flag has no significance immediately after the following operations:

- Block I/O
- ٠ Block Transfers
- Bit Tests

Other operations do not affect the sign bit.

8.4.9 Additional General-Purpose Registers

The other general-purpose registers are the B, C, D, E, H and L registers and their alternate register set, B', C', D', E', H' and L'. The general-purpose registers can be used interchangeably.

In addition, the B and C registers perform special functions in the NSC800 expanded I/O capabilities, particularly block I/O operations. In these functions, the C register can address I/O ports; the B register provides a counter function when used in the register indirect address mode.

When used with the special condition jump instruction (DJNZ) the B register again provides the counter function. 8.4.10 Alternate Configurations

The six 8-bit general purpose registers (B,C,D,E,H,L) will combine to form three 16-bit registers. This occurs by concatenating the B and C registers to form the BC register, the D and E registers form the DE register, and the H and L registers form the HL register.

Having these 16-bit registers allows 16-bit data handling. thereby expanding the number of 16-bit registers available for memory addressing modes. The HL register typically provides the pointer address for use in register indirect addressing of the memory.

The DE register provides a second memory pointer register for the NSC800's powerful block transfer operations. The BC register also provides an assist to the block transfer operations by acting as a byte-counter for these operations.

ARITHMETIC-LOGIC UNIT (ALU)

The arithmetic, logic and rotate instructions are performed by the ALU. The ALU internally communicates with the registers and data buffer on the 8-bit internal data bus.

8.6 INSTRUCTION REGISTER AND DECODER

During an opcode fetch, the first byte of an instruction is transferred from the data buffer (i.e. its on the internal data bus) to the instruction register. The instruction register feeds the instruction decoder, which gated by timing signals, generates the control signals that read or write data from or to the registers, control the ALU and provide all required external control signals.

7-16

9.0 Timing and Control

9.1 INTERNAL CLOCK GENERATOR

An inverter oscillator contained on the NSC800 chip provides all necessary timing signals. The chip operation frequency is equal to one half of the frequency of this oscillator.

- The oscillator frequency can be controlled by one of the following methods:
- 1. Leaving the X_{OUT} pin unterminated and driving the $X_{\rm IN}$ pin with an externally generated clock as shown in *Figure* 6. When driving $X_{\rm IN}$ with a square wave, the minimum duty cycle is 30% high.





FIGURE 6. Use of External Clock


- Connecting a crystal with the proper biasing network between X_{IN} and X_{OUT} as shown in *Figure 7*. Recommended crystal is a parallel resonance AT cut crystal.
 - Note 1: If the crystal frequency is between 1 MHz and 2 MHz a series resistor, R_S, (470Ω to 1500Ω) should be connected between X_{OUT} and R, XTAL and C₂. Additionally, the capacitance of C1 and C2 should be increased by 2 to 3 times the recommended value. For crystal frequencies less than 1 MHz higher values of C1 and C2 may be required. Crystal parameters will also affect the capacitive loading requirements.



NSC800

FIGURE 7. Use Of Crystal

The CPU has a minimum clock frequency input (@ X_{IN}) of 300 kHz, which results in 150 kHz system clock speed. All registers internal to the chip are static, however there is dynamic logic which limits the minimum clock speed. The input clock can be stopped without fear of losing any data or damaging the part. You stop it in the phase of the clock that has X_{IN} low and CLK OUT high. When restarting the CPU, precautions must be taken so that the input clock meets these minimum specification. Once started, the CPU will continue operation from the same location at which it was stopped. During DC operation of the CPU, typical current drain will be 2 mA. This current drain can be reduced by placing the CPU in a wait state during an opcode fetch cycle then stopping the clock. For clock stop circuit, see *Figure* 8.




7-17

9.0 Timing and Control (Continued) 9.2 CPU TIMING

The NSC800 uses a multiplexed bus for data and addresses. The 16-bit address bus is divided into a high-order 8-bit address bus that handles bits 8–15 of the address, and a low-order 8-bit multiplexed address/data bus that handles bits 0–7 of the address and bits 0–7 of the data. Strobe outputs from the NSC800 (ALE, RD and WR) indicate when a valid address or data is present on the bus. IO/M indicates whether the ensuing cycle accesses memory or I/O.

During an input or output instruction, the CPU duplicates the lower half of the address [AD(0-7)] onto the upper address bus [A(8-15)]. The eight bits of address will stay on A(8-15) for the entire machine cycle and can be used for chip selection directly.

Figure 9 illustrates the timing relationship for opcode fetch cycles with and without a wait state.




7-18

9.0 Timing and Control (Continued)

During the opcode fetch, the CPU places the contents of the PC on the address bus. The falling edge of ALE indicates a valid address on the AD(0-7) lines. The WAIT input is sampled during t_2 and if active causes the NSC800 to insert a wait state (t_w). WAIT is sampled again during t_w so

that when it goes inactive, the CPU continues its opcode fetch by latching in the data on the rising edge of \overline{RD} from the AD(0–7) lines. During t₃, \overline{RFSH} goes active and AD(0–7) has the dynamic RAM refresh address from register R and A(8–15) the interrupt vector from register I.



7-19


NSC800

NSC800

9.0 Timing and Control (Continued)

Figure 10 shows the timing for memory read (other than opcode fetchs) and write cycles with and without a wait state. The $\overline{\text{RD}}$ stobe is widened by $\frac{\text{t}}{2}$ (half the machine state) for memory reads so that the actual latching of the input data occurs later.

Figure 11 shows the timing for input and output cycles with and without wait states. The CPU automatically inserts one wait state into each I/O instruction to allow sufficient time for an I/O port to decode the address.



7-20

9.0 Timing and Control (Continued)


9.3 INITIALIZATION

RESET IN initializes the NSC800; RESET OUT initializes the peripheral components. The Schmitt trigger at the RESET IN input facilitates using an R-C network reset scheme during power up (see *Figure 12*).

To ensure proper power-up conditions for the NSC800, the following power-up and initialization procedure is recommended:


- Apply power (V_{CC} and GND) and set RESET IN active (low). Allow sufficient time (approximately 30 ms if a crystal is used) for the oscillator and internal clocks to stabilize. RESET IN must remain low for at least 3t state (CLK) times. RESET OUT goes high as soon as the active RESET IN signal is clocked into the first flip-flop after the on-chip Schmitt trigger. RESET OUT signal is available to reset the peripherals.
- Set RESET IN high. RESET OUT then goes low as the inactive RESET IN signal is clocked into the first flip-flop after the on-chip Schmitt trigger. Following this the CPU initiates the first opcode fetch cycle.

Note: The NSC800 initialization includes: Clear PC to X'0000 (the first opcode fetch, therefore, is from memory location X'0000). Clear registers I (Interrupt Vector Base) and R (Refresh Counter) to X'00. Clear interrupt control register bits IEA, IEB and IEC. The interrupt control bit IEI is set to 1 to maintain INS8080A/Z80A compatibility (see INTER-RUPTS for more details). The CPU disables maskable interrupts and enters INTR Mode 0. While RESET IN is active (low), the A(8–15) and AD(0–7) lines go to high impedance (TRI-STATE) and all CPU strobes go to the inactive state (see *Figure 13*).



9.4 POWER-SAVE FEATURE

The NSC800 provides a unique power-save mode by the means of the PS pin. \overline{PS} input is sampled at the last t state of the last M cycle of an instruction. After recognizing an active (low) level on \overline{PS} , The NSC800 stops its internal clocks, thereby reducing its power dissipation to one half of operating power, yet maintaining all register values and internal control status. The NSC800 keeps its oscillator running, and makes the CLK signal available to the system. When in power-save the ALE strobe will be stopped high and the address lines [AD(0–7), A(8–15)] will indicate the next machine address. When \overline{PS} returns high, the opcode fetch (or M1 cycle) of the CPU begins in a normal manner. Note this M1 cycle could also be an interrupt acknowledge cycle if the NSC800 was interrupted simultaneously with \overline{PS} (i.e. \overline{PS} has priority over a simultaneously occurring interrupt). However, interrupts are not accepted during power save. *Figure 14* illustrates the power save timing.






FIGURE 15. Bus Acknowledge Cycle

In the event BREQ is asserted (low) at the end of an instruction cycle and PS is active simultaneously, the following occurs:

1. The NSC800 will go into BACK cycle.

2. Upon completion of BACK cycle if PS is still active the CPU will go into power-save mode.

9.5 BUS ACCESS CONTROL


Figure 15 illustrates bus access control in the NSC800. The external device controller produces an active BREQ signal that requests the bus. When the CPU responds with BACK then the bus and related control strobes go to high impedance (TRI-STATE) and the RFSH signal remains high. It should be noted that (1) BREQ is sampled at the last t state of any M machine cycle only. (2) The NSC800 will not acknowledge any interrupt/restart requests, and will not pe-form any dynamic RAM refresh functions until after BREQ input signal is inactive high. (3) BREQ signal has priority over all interrupt request signals, should BREQ and interrupt request become active simultaneously. Therefore, interrupts latched at the end of the instruction cycle will be serviced after a simultaneously occurring BREQ. NMI is latched dur-ing an active BREQ.


9.6 INTERRUPT CONTROL

The NSC800 has five interrupt/restart inputs, four are maskable (RSTA, RSTB, RSTC, and INTR) and one is non-maskable (NMI). NMI has the highest priority of all interrupts; the user cannot disable NMI. After recognizing an active input on NMI, the CPU stops before the next instruction, pushes the PC onto the stack, and jumps to address X'0066, where the user's interrupt service routine is located (i.e., restart to memory location X'0066). $\overline{\text{NMI}}$ is intended for interrupts requiring immediate attention, such as power-down, control panel, etc.

RSTA, RSTB and RSTC are restart inputs, which, if enabled, execute a restart to memory location X'003C, X'0034, and X'002C, respectively. Note that the CPU response to the NMI and RST (A, B, C) request input is basically identical, except for the restored memory location. Unlike NMI, however, restart request inputs must be enabled.

Figure 16 illustrates NMI and RST interrupt machine cycles. M1 cycle will be a dummy opcode fetch cycle followed by M2 and M3 which are stack push operations. The following instruction then starts from the interrupts restart location. Note: RD does *not* go low during this dummy opcode fetch. A unique indica-tion of INTA can be decoded using 2 ALEs and RD.





The NSC800 also provides one more general purpose interrupt request input, INTR. When enabled, the CPU responds to INTR in one of the three modes defined by instruction IM0, IM1, and IM2 for modes 0, 1, and 2, respectively. Following reset, the CPU automatically enables mode 0.

Interrupt (INTR) Mode 0: The CPU responds to an interrupt request by providing an INTA (interrupt acknowledge) strobe, which can be used to gate an instruction from a peripheral onto the data bus. The CPU inserts two wait states during the first INTA cycle to allow the interrupting device (or its controller) ample time to gate the instruction and determine external priorities (*Figure 18*). This can be any instruction from one to four bytes. The most popular instruction is one-byte call (restart instruction) or a threebyte call (CALL NN instruction). If it is a three-byte call, the CPU issues a total of three INTA strobes. The last two (which do not include wait states) read NN.

Note: If the instruction stored in the ICU doesn't require the PC to be pushed onto the stack (eq. JP nn), then the PC will not be pushed. Interrupt (INTR) Mode 1: Similar to restart interrupts except the restart location is X'0038 (*Figure 18*).

Interrupt (INTR) Mode 2: With this mode, the programmer maintains a table that contains the 16-bit starting address of every interrupt service routine. This table can be located anywhere in memory. When the CPU accepts a Mode 2 interrupt (*Figure 17*), it forms a 16-bit pointer to obtain the desired interrupt service routine starting address from the table. The upper 8 bits of this pointer are from the contents of the I register. The lower 8 bits of the pointer are supplied by the interrupting device with the LSB forced to zero. The programmer must load the interrupt vector prior to the interrupt adjacent bytes from the interrupt service routine starting address table to complete 16-bit service routin

dress. The first byte of each entry in the table is the least significant (low-order) portion of the address. The programmer must obviously fill this table with the desired addresses before any interrupts are to be accepted. NSC800

Note that the programmer can change this table at any time to allow peripherals to be serviced by different service routines. Once the interrupting device supplies the lower portion of the pointer, the CPU automatically pushes the program counter onto the stack, obtains the starting address from the table and does a jump to this address.

The interrupts have fixed priorities built into the NSC800 as:

MMI	0066	(Highest Priority)
RSTA	003C	,
ASTB	0034	
TSTC	002C	
NTR	0038	(Lowest Priority)

Interrupt Enable, Interrupt Disable. The NSC800 has two types of interrupt inputs, a non-maskable interrupt and four software maskable interrupts. The non-maskable interrupt ($\overline{\text{NMI}}$) cannot be disabled by the programmer and will be accepted whenever a peripheral device requests an interrupt. The $\overline{\text{NMI}}$ is usually reserved for important functions that must be serviced when they occur, such as imminent power failure. The programmer can selectively enable or disable maskable interrupts ($\overline{\text{INT}}$, $\overline{\text{RSTB}}$ and $\overline{\text{RSTC}}$). This selectivity allows the programmer to disable the maskable interrupts during periods when timing constraints don't allow program interruption.

There are two interrupt enable flip-flops (IFF₁ and IFF₂) on the NSC800. Two instructions control these flip-flops. Enable Interrupt (EI) and Disable Interrupt (DI). The state of IFF₁ determines the enabling or disabling of the maskable interrupts, while IFF₂ is used as a temporary storage location for the state of IFF₁.

7-23

Ē


22 of 74


9.0 Timing and Control (Continued)

A reset to the CPU will force both IFF₁ and IFF₂ to the reset state disabling maskable interrupts. They can be enabled by an El instruction at any time by the programmer. When an El instruction is executed, any pending interrupt requests will not be accepted until after the instruction following El has been executed. This single instruction delay is necessary in situations where the following instruction is a return instruction and interrupts must not be allowed until the return has been completed. The El instruction sets both IFF₁ and IFF₂

to the enable state. When the CPU accepts an interrupt, both IFF₁ and IFF₂ are automatically reset, inhibiting further interrupts until the programmer wishes to issue a new EI instruction. Note that for all the previous cases, IFF₁ and IFF₂ are always equal.

The function of IFF₂ is to retain the status of IFF₁ when a non-maskable interrupt occurs. When a non-maskable interrupt is accepted, IFF₁ is reset to prevent further interrupts until reenabled by the programmer. Thus, after a non-maskable interrupt has been accepted, maskable interrupts are disabled but the previous state of IFF₁ is saved by IFF₂





This Material Copyrighted By Its Respective Manufacturer


9.0 Timing and Control (Continued)

so that the complete state of the CPU just prior to the nonmaskable interrupt may be restored. The method of restoring the status of IFF₁ is through the execution of a Return Non-Maskable Interrupt (RETN) instruction. Since this instruction indicates that the non-maskable interrupt service routine is completed, the contents of IFF₂ are now copied back into IFF₁, so that the status of IFF₂ are now copied back into IFF₁, so that the status of IFF₁ just prior to the acceptance of the non-maskable interrupt will be automatically restored.

Figure 19 depicts the status of the flip flops during a sample series of interrupt instructions.

interrupt Control Register. The interrupt control register (ICR) is a 4-bit, write only register that provides the programmer with a second level of maskable control over the four maskable interrupt inputs.

The ICR is internal to the NSC800 CPU, but is addressed through the I/O space at I/O address port X'BB. Each bit in the register controls a mask bit dedicated to each maskable interrupt, RSTA, RSTB, RSTC and INTR. For an interrupt request to be accepted on any of these inputs, the corresponding mask bit in the ICR must be set (= 1) and IFF₁ and IFF₂ must be set. This provides the programmer with control over individual interrupt inputs rather than just a system wide enable or disable.



For example: In order to enable RSTB, CPU interrupts must be enabled and IEB must be set.

At reset, IEI bit is set and other mask bits IEA, IEB, IEC are cleared. This maintains the software compatibility between NSC800 and Z80A.

Execution of an I/O block move instruction will not affect the state of the interrupt control bits. The only two instructions that will modify this write only register are OUT (C), r and OUT (N), A.

nitializə •	1 FF 1 0	1FF2 0	Comment Interrupt Disabled
•			
•			
El •	1	1	Interrupt Enabled after next instruction
•			TIOX I II SU UCUOTI
•			
INTR	0	0	Interrupt Disable and INTR Being Serviced
•			
•			
• El	1	1	Interrupt Enabled after
CI	'		next instruction
RET	1	1	Interrupt Enabled
•			
•			
	0	1	Interrupt Disabled
	U	1	Interrupt Disabled
•			
•			
RETN	1	1	Interrupt Enabled
•		•	to the most Direction of
	0	0	Interrupt Disabled
•			
•			
NMI	0	0	Interrupt Disabled and NMI
•			Being Serviced
•			
RETN	0	0	Interrupt Disabled and INTF
٠	-	-	Being Serviced
•			
•			Internet Profile datas
El	1	1	Interrupt Enabled after next instruction
RET	1	1	Interrupt Enabled
•	•	·	
•			
•			· · · · · · · · · · · · · · · · · · ·
GURE 10	IFE a	nd IFF	States Immediately after ti

NSC800 SOFTWARE

10.0 Introduction

This chapter provides the reader with a detailed description of the NSC800 software. Each NSC800 instruction is described in terms of opcode, function, flags affected, timing, and addressing mode.

11.0 Addressing Modes

The following sections describe the addressing modes supported by the NSC800. Note that particular addressing modes are often restricted to certain types of instructions. Examples of instructions used in the particular addressing modes follow each mode description.


The 10 addressing modes and 158 instructions provide a flexible and powerful instruction set.

11.1 REGISTER

The most basic addressing mode is that which addresses data in the various CPU registers. In these cases, bits in the opcode select specific registers that are to be addressed by the instruction.

Example:

Instruction: Load register B from register C Mnemonic: LD B,C Opcode:



In this instruction, both the B and C registers are addressed by opcode bits.

11.2 IMPLIED

The implied addressing mode is an extension to the register addressing mode. In this mode, a specific register, the accumulator, is used in the execution of the instruction. In particular, arithmetic operations employ implied addressing, since the A register is assumed to be the destination register for the result without being specifically referenced in the opcode.


Example:

Instruction: Subtract the contents of register D from the Accumulator (A register)

D

Mnemonic: SUB

Opcode:




In this instruction, the D register is addressed with register addressing, while the use of the A register is implied by the opcode.

11.3 IMMEDIATE

The most straightforward way of introducing data to the CPU registers is via immediate addressing, where the data is contained in an additional byte of multi-byte instructions. Example:

Instruction: Load the E register with the constant value X'7C

Mnemonic: LD E,X'7C Opcode:



In this instruction, the E register is addressed with register addressing, while the constant X'7C is immediate data in the second byte of the instruction.

11.4 IMMEDIATE EXTENDED


As immediate addressing allows 8 bits of data to be supplied by the operand, immediate extended addressing allows 16 bits of data to be supplied by the operand. These are in two additional bytes of the instruction.

Example:

Instruction: Load the 16-bit IX register with the constant value X'ABCD.

Mnemonic: LD IX,X'ABCD

Opcode:



In this instruction, register addressing selects the IX register, while the 16-bit quanity X'ABCD is immediate data supplied as immediate extended format.



NSC800

11.0 Addressing Modes (Continued)

11.5 DIRECT ADDRESSING

Direct addressing is the most straightforward way of addressing supplies a location in the memory space. Direct addressing, 16-bits of memory address information in two bytes of data as part of the instruction. The memory address could be either data, source of destination, or a location for program execution, as in program control instructions.

Example:

Instruction: Jump to location X'0377 Mnemonic: JP X'0377

Opcode:

Defines jump opcod	1,1,0,0,0,0,1,1
	0,1,1,1,0,1,1,1
<u>, 1</u>]	0,0,0,0,0,0,1,1

This instruction loads the Program Counter (PC) is loaded with the constant in the second and third bytes of the instruction. The program counter contents are transferred via direct addressing.

11.6 REGISTER INDIRECT

Next to direct addressing, register indirect addressing provides the second most straightforward means of addressing memory. In register indirect addressing, a specified register pair contains the address of the desired memory location. The instruction references the register pair and the register contents define the memory location of the operand. Example:

Instruction: Add the contents of memory location X'0254 to the A register. The HL register contains X'0254.

Mnemonic: ADD A,(HL)

Opcode

This instruction uses implied addressing of the A and HL registers and register indirect addressing to access the data pointed to by the HL register.

11.7 INDEXED

The most flexible mode of memory addressing is the indexed mode. This is similar to the register indirect mode of addressing because one of the two index registers (IX or IY) contains the base memory address. In addition, a byte of data included in the instruction acts as a displacement to the address in the index register. Indexed addressing is particularly useful in dealing with lists of data. Example: Instruction: Increment the data in memory location X'1020. The IY register contains X'1000. Mnemonic: INC (IY + X'20) Opcode: Selects IY register 1 1 1 1,0,1 1 **Defines increment** 0,0,1,1,0,1,0,0 opcode 0,0,1,0,0,0,0,0 **Displacement to IY** index register (Third Byte)

TL/C/5171-54


The indexed addressing mode uses the contents of index registers IX or IY along with the displacement to form a pointer to memory.


11.8 RELATIVE

Certain instructions allow memory locations to be addressed as a position relative to the PC register. These instructions allow jumps to memory locations which are offsets around the program counter. The offset, together with the current program location, is determined through a displacement byte included in the instruction. The formation of this displacement byte is explained more fully in the "Instructions Set" section.


Example:

Instruction: Jump to a memory location 7 bytes beyond the current location.





The program will continue at a location seven locations past the current PC.



12.0 Instruction Set

This section details the entire NSC800 instruction set in terms of

- Opcode
- Instruction
- Function
- Timing

Addressing Mode

The instructions are grouped in order under the following functional headings:

- 8-Bit Loads
- 16-Bit Loads
- 8-Bit Arithmetic
- 16-Bit Arithmetic
- Bit Set, Reset, and Test
- · Rotate and Shift
- Exchanges
- Memory Block Moves and Searches
- Input/Output
- CPU Control
- Program Control

12.1 Instruction Set Index

Alphabetical Assembly Mnemonic	Operation			
ADC A,m1	Add, with carry, memory location contents to Accumulator			
ADC A,n	Add, with carry, immediate data n to Accumulator			
ADC A,r	Add, with carry, register r contents to Accumulator			
ADC HL,pp	Add, with carry, register pair pp to HL			
ADD A,m ₁	Add memory location contents to Accumulator			
ADD A,n	Add immediate data n to Accumulator			
ADD A,r	Add register r contents to Accumulator			
ADD HL,pp	Add register pair pp to HL			
ADD IX,pp	Add register pair pp to IX			
ADD IY,pp	Add register pair pp to IY			
ADD ss,pp	Add register pair pp to contents of register pair ss			
AND m ₁	Logical 'AND' memory contents to Accumulator			
AND n	Logical 'AND' immediate data to Accumulator			
AND r	Logical 'AND' register r contents to Accumulator			
BIT b,m1	Test bit b of location m ₁			
BIT b,r	Test bit b of register r			
CALL cc,nn	Call subroutine at location nn if condition cc is true			
CALL nn	Unconditional call to subroutine at location nn			
CCF	Complement carry flag			
CP m ₁	Compare memory contents with Accumulator			
CP n	Compare immediate data n with Accumulator			
CPr	Compare register r to contents with Accumulator			
CPD	Compare location (HL) and Accumulator, decrement HL and BC			
CPDR	Compare location (HL) and Accumulator, decrement HL and BC; repeat until $BC = 0$			
CPI	Compare location (HL) and Accumulator, increment HL, decrement BC			
CPIR	Compare location (HL) and Accumulator, increment HL, decrement BC; repeat until BC = 0			
CPL	Complement Accumulator (1's complement)			
DAA	Decimal adjust Accumulator			
DEC m ₁	Decrement data in memory location m1			
DECr	Decrement register r contents			
DEC rr	Decrement register pair rr contents			


Alphabetical Assembly Mnemonic	Operation	
DI	Disable interrupts	
DJNZ,d	Decrement B and jump relative $B \neq 0$	
El	Enable interrupts	
EX (SP),ss	Exchange the location (SP) with register ss	
EX AF,A'F'	Exchange the contents of AF and A'F'	
EX DE,HL	Exchange the contents of DE and HL	
EXX	Exchange the contents of BC, DE and HL with the contents of B'C, D'E' and H'L', respectively	
HALT	Halt (wait for interrupt or reset)	
IM 0	Set interrupt mode 0	
IM 1	Set interrupt mode 1	
IM 2	Set interrupt mode 2	
IN A,(n)	Load Accumulator with input from device (n)	
IN r,(C)	Load register r with input from device (C)	
INC m ₁	Increment data in memory location m1	
INC r	Increment register r	
INC rr	Increment contents of register pair rr	
IND	Load location (HL) with input from port (C), decrement HL and B	
INDR	Load location (HL) with input from port (C), decrement HL and B; repeat until $B = 0$	
INI	Load location (HL) with input from port (C), increment HL, decrement B	
INIR	Load location (HL) with input from port (C), increment HL, decrement B; repeat until $B = 0$	
JP cc,nn	Jump to location nn, if condition cc is true	
JP nn	Unconditional jump to location nn	
JP (ss)	Unconditional jump to location (ss)	
JRd	Unconditional jump relative to PC + d	
JR kk,d	Jump relative to PC $+$ d, if kk true	
LD A,I	Load Accumulator with register I contents	
LD A,m ₂	Load Accumulator from location m2	
LD A,R	Load Accumulator with register R contents	
LD I,A	Load register I with Accumulator contents	
LD m ₁ ,n	Load memory with immediate data n	
LD m ₁ ,r	Load memory from register r	
LD m ₂ ,A	Load memory from Accumulator	
LD (nn),rr	Load memory location nn with register pair rr	
LD r,m ₁	Load register r from memory	
LD r,n	Load register with immediate data n	
LD R,A	Load register R from Accumulator	
LD r _d ,r _s	Load destination register r _d from source register r _s	
LD rr,(nn)	Load register pair rr from memory location nn	
LD rr,nn LD SP,ss	Load register pair rr with immediate data nn	
LD 3P,ss LDD	Load SP from register pair ss	
LDDR	Load location (DE) with location (HL), decrement DE, HL and BC Load location (DE) with location (HL), decrement DE, HL and BC; repeat until BC $=$ 0	
LDI	Load location (DE) with location (HL), decrement DE, HL and BC; repeat until BC = 0 Load location (DE) with location (HL), increment DE and HL, decrement BC	
LDIR	Load location (DE) with location (HL), increment DE and HL, decrement BC Load location (DE) with location (HL), increment DE and HL, decrement BC; repeat until BC = 0	
NEG	Negate Accumulator (2's complement)	
NOP	No operation	


Alphabetical Assembly Mnemonic	Operation
OR m ₁	Logical 'OR' of memory location contents and accumulator
ORn	Logical 'OR' of immediate data n and Accumulator
ORr	Logical 'OR' of register r and Accumulator
OTDR	Load output port (C) with location (HL), decrement HL and B; repeat until $B = 0$
OTIR	Load output port (C) with location (HL), increment HL, decrement B; repeat until $B = 0$
OUT (C),r	Load output port (C) with register r
OUT (n),A	Load output port (n) with Accumulator
OUTD	Load output port (C) with location (HL), decrement HL and B
OUTI	Load output port (C) with location (HL), increment HL, decrement B
POP qq	Load register pair qq with top of stack
PUSH qq	Load top of stack with register pair qq
RES b,m ₁	Reset bit b of memory location m1
RES b,r	Reset bit b of register r
RET	Unconditional return from subroutine
RET cc	Return from subroutine, if cc true
RETI	Unconditional return from interrupt
RETN	Unconditional return from non-maskable interrupt
RL m ₁	Rotate memory contents left through carry
RLr	Rotate register r left through carry
RLA	Rotate Accumulator left through carry
RLC m ₁	Rotate memory contents left circular
RLCr	Rotate register r left circular
RLCA	Rotate Accumulator left circular
RLD	Rotate digit left and right between Accumulator and memory (HL)
RR m ₁	Rotate memory contents right through carry
RRr	Rotate register r right through carry
RRA	Rotate Accumulator right through carry
RRC m ₁	Rotate memory contents right circular
RRCr	Rotate register r right circular
RRCA	Rotate Accumulator right circular
	Rotate digit right and left between Accumulator and memory (HL)
RRD RST P	Restart to location P
SBC A,m1	Subtract, with carry, memory contents from Accumulator
SBC A,n	Subtract, with carry, immediate data n from Accumulator
SBC A,r	Subtract, with carry, register r from Accumulator
SBC HL,pp	Subtract, with carry, register pair pp from HL
SCF	Set carry flag
SET b,m1	Set bit b in memory location m1 contents
SET b,r	Set bit b in register r
SLA m ₁	Shift memory contents left, arithmetic
SLA r	Shift register r left, arithmetic
SRA m1	Shift memory contents right, arithmetic
SRA r	Shift register r right, arithmetic
SRL m ₁	Shift memory contents right, logical
SRLr	Shift register r right, logical
SUB m1	Subtract memory contents from Accumulator
SUBn	Subtract immediate data n from Accumulator
SUB r	Subtract register r from Accumulator
XOR m ₁	Exclusive 'OR' memory contents and Accumulator
XOR n	Exclusive 'OR' immediate data n and Accumulator
XOR r	Exclusive 'OR' register r and Accumulator

12.2	INSTRUCTION SET MNEMONIC NOTATION	12.3 ASS	EMBLED	OBJEC	T CODE NO	ΓΑΤΙΟΙ	N	
	e following instruction set listing, the notations used are	Registe	r Codes:					
shov	shown below.		Register	rp	Register	rs	Registe	
b:	Designates one bit in a register or memory location.	000	в	00	BC	00	BC	
	Bit address mode uses this indicator.	001	С	01	DE	01	DE	
cc:	Designates condition codes used in conditional	010	D	10	HL	10	HL	
	Jumps, Calls, and Return instruction; may be:	011	Е	11	SP	11	AF	
	NZ = Non-Zero (Z flag=0)							
	Z = Zero (Z flag=1)	100	н	PP	Register	PP	Regist	
	NC = Non-Carry (C flag = 0)	101	L	00	BC	00	BC	
	C = Carry (C flag = 1)	111	Α	01	DE	01	DE	
	PO = Parity Odd or No Overflow (P/V=0)			10	IX	10	HL	
	PE = Parity Even or Overflow (P/V=1)			11	SP	11	AF	
	P = Positive (S = 0)							
	M = Negative (S = 1)		Itions Co					
d:	Designates an 8-bit signed complement displace-	cc		monic				
	ment. Relative or indexed address modes use this	000		NZ		Z=	-	
	indicator.	001		Z		Z =		
kk:	Subset of cc condition codes used in conjunction with	010		NC		C=	-	
	conditional relative jumps; may be NZ, Z, NC or C.		011 C			C=1		
m1:	Designates (HL), (IX+d) or (IY+d). Register indirect	100		PO	P/V=0			
	or indexed address modes use this indicator.	101		PE		P/V=1		
m2:	Designates (BC), (DE) or (nn). Register indirect or di-	110	110 P		S=0			
	rect address modes use this indicator.	kk	Maa	M	S=1			
n:	Any 8-bit binary number.	00		monic NZ	ITUE	True Flag Condit Z=0		
nn:	Any 16-bit binary number.	00		Z		Z=0	•	
p:	Designates restart vectors and may be the hex values	10	NC C			C=1	-	
	0, 8, 10, 18, 20, 28, 30 or 38. Restart instructions	11			C=0 C=1		•	
	employing the modified page zero addressing mode use this indicator.					0-	•	
pp:	Designates the BC, DE, SP or any 16-bit register used	Restart Addresses:						
	as a destination operand in 16-bit arithmetic opera-	t		T				
	tions employing the register address mode.	000		X'00				
dd:	Designates BC, DE, HL, A, F, IX, or IY during opera-	001		X'08				
	tions employing register address mode.	010		X'10				
r:	Designates A, B, C, D, E, H or L. Register addressing	011 100		X'18				
	modes use this indicator.	100		X'20 X'28				
rr:	Designates BC, DE, HL, SP, IX or IY. Register ad- dressing modes use this indicator.	110		X'30				
SS:		111		X'38				
	Designates HL, IX or IY. Register addressing modes use this indicator.			× 30				
XĽ:	Subscript L indicates the lower-order byte of a 16-bit register.							
X _H :	Subscript H indicates the high-order byte of a 16-bit register.							
():	parentheses indicate the contents are considered a pointer address to a memory or I/O location.							

NSC800







This Material Copyrighted By Its Respective Manufacturer

NSC800 12.5 16-Bit Loads **REGISTER TO REGISTER** REGISTER TO MEMORY LD rr, nn LD (nn), rr Load 16-bit register pair with immediate data. Load memory location nn with contents of 16-bit register, rr. (nn) ← rr∟ rr, ← nn No flags affected 7654 32 1 0 LD BC, nn (nn + 1) ← rr_H LD DE, nn 7 6 5 4 3 2 1 0 0 0 0 0 0 1 rp LD HL, nn 0,0,1,0,0,0,1,0 LD SP, nn n (low-order byte) n (low-order byte) n (high-order byte) n (high-order byte) M cycles-3 Timing: Timing: T states-10 (4, 3, 3) Source---Immediate Extended Addressing Mode: Addressing Mode: Destination-Register 7 6 5 4 3 2 1 0 LD IX, nn (for $N_{\rm X} = 0$) 7 6 5 4 3 2 1 0 1,1,N_X,1,1,1,0,1 LD IY, nn (for $N_X = 1$) 1,1,0,1,1,0,1 0,0,1,0,0,0,0,1 0 1 0 0 1 1 rр n (low-order byte) n (low-order byte) n (high-order byte) n (high-order byte) Timing: M cycles-4 T states-14 (4, 4, 3, 3) Timing: Addressing Mode: Source-Immediate Extended Destination-Register Addressing Mode: LD SP. 88 76543210 Load the SP from 16-bit register ss. 1,1,N_X,1,1,1,0,1 $SP \leftarrow ss$ No flags affected 7 6 5 4 3 2 1 0 0,0,1,0,0,0,1,0 1,1,1,1,1,0,0,1 LD SP, HL M cvcles-1 Timing: n (low-order byte) T states—6 Source-Register Addressing Mode: n (high-order byte) Destination-Register (Implied) Timing: 7 6 5 4 3 2 1 0 LD SP, IX (for $N_X = 0$) 1,1,N_X,1,1,1,0,1 LD SP, IY (for $N_X = 1$) Addressing Mode: 1,1,1,1,1,0,0,1 M cycles-2 Timing: T states-10 (4, 6) Addressing Mode: Source-Register Destination-Register (Implied)

7.36

No flags affected

M cycles---5

Source---Register

Destination-Direct

LD (nn), BC

LD (nn), DE

LD (nn), HL

LD (nn), SP

T states-20 (4, 4, 3, 3, 3, 3)

LD (nn), IX (for $N_X = 0$)

LD (nn) IY (for $N_X = 1$)

T states-20 (4, 4, 3, 3, 3, 3)

M cycles---6

M cycles-6

Source-Register

Destination-Direct


Source-Register Destination-Direct

LD (nn), HL

(note an alternate

T states-16 (4, 3, 3, 3, 3)

opcode below)




12.6 8-Bit Arithmetic

0 0 0 0 0 0 1	0-9 0-8 0-9 A-F 9-F	0 0 1	(Bits 3-0) 0-9 A-F 0-3	00 06	0	SUB r Subtract the contents	of register r from the Accumulato
0 0 0 0	0-8 0-9 A-F	0 1	A-F			Subtract the contents	of register r from the Accumulator
0 0 0 0	0-9 A-F	1		00			or register i nom the Accumulator
0 0 0	A-F			06	ō	A ← A – r	S: Set if result is negative
0 0		0	0-9	60	1		Z: Set if result is zero
	3-6	ō	A-F	66	1		H: Set if borrow from bit 4
1	A-F	1	0-3	66	1		P/V: Set if result exceeds 8-bit
	0-2	0	0-9	60	1		complement range
1	0-2	0	A-F	66	1		N: Set
1	0-3	1	0-3	66	1		C: Set according to borrow
0	0-9	0	0-9	00	0	765432	1 0
0	0-8	1	6-F	FA	0	1,0,0,1,0	, r ,
1	7-F	0	0-9	A 0	1	Timina:	M cycles—1
1	6-F	1	6-F	9A	1	rinnig.	T states-4
A						Addrosping Mode:	Source-Register
•	ogiator i	r to tho				Addressing Mode.	Destination-Implied
ator.	egisteri						Destination—Implied
+ r		S: Set if	necative	result		· · ·	
		Z: Set if :	zero resu	it		Accumulator.	egister r and the carry bit C from
			•			$A \leftarrow A - r - CY$	S: Set if result is negative
	P/			o overtiov	N		Z: Set if result is zero
							H: Set if borrow from bit 4
		C: Set if		n bit 7			P/V: Set if result exceeds 8-bit complement range
543	2 1	<u> </u>					N: Set
סיסיס	, r						C: Set according to borrow
		М сус	les—1			765432	1 0
						1,0,0,1,1	, r ,
ng Mode	:	Sourc	e—Regist	ter		Timina:	M cycles—1
•			-			rinnig.	T states-4
A -						Addrosoing Mode	Source-Register
		r nhun th		aa ta tha	A	Addressing Mode.	•
ents of i	egister	r, plus in	e cany n	ag, to the	ACCU-		Destination—Implied
+ r + 1	CY	S: Set if	nenative	rosult		AND r	
			-				ntents of the r register and the Ac
		V: Set if	result ex		s com-	A ← A ∧ r	S: Set if result is negative Z: Set if result is zero
		•	•				H: Set
			carry fron	n hit 7			P/V: Set if result parity is even
		0. 360	carry non				N: Reset
	0 1 A, r ants of r tor. + r 5 4 3 0 , 0, 0 mg Mode A, r ents of r	0 0-8 1 7-F 1 6-F A, r ants of register r tor. + r P/ 5 4 3 2 1 0 0 0 r mg Mode: A, r ents of register + r + CY P/	0 0-8 1 1 7-F 0 1 6-F 1 A, r ants of register r to the ttor. + r S: Set if i C: Set if i H: Set if i P/V: Set at C: Set if i N: Reset C: Set if i N: Reset C: Set if i M: C: Set if i N: Reset C: Set if i Set if i N: Reset C: Set if i Set if i N: Reset C: Set if i Set if i Set if i N: Reset C: Set if i Set if i N: Set if i Destin A, r ents of register r, plus th + r + CY S: Set if P/V: Set if P/V: Set if	0 0-8 1 6-F 1 7-F 0 0-9 1 6-F 1 6-F A, r ants of register r to the tor. + r S: Set if negative r Z: Set if zero resu H: Set if carry from P/V: Set according tr condition N: Reset C: Set if carry from 5 4 3 2 1 0 0 0 , 0 , r M cycles—1 T states—4 ng Mode: Source—Registi Destination—Inr A, r ents of register r, plus the carry file + r + CY S: Set if negative r Z: Set if zero resu H: Set if carry from	0 0-8 1 6-F FA 1 7-F 0 0-9 A0 1 6-F 1 6-F 9A A, r ants of register r to the tor. + r S: Set if negative result C: Set if zero result H: Set if carry from bit 3 P/V: Set according to overflow condition N: Reset C: Set if carry from bit 7 5 4 3 2 1 0 M cycles—1 T states—4 ng Mode: Source—Register Destination—Implied A, r ents of register r, plus the carry flag, to the + r + CY S: Set if negative result Z: Set if zero result H: Set if carry from bit 3 P/V: Set if result exceeds 2's plement range	0 0-8 1 6-F FA 0 1 7-F 0 0-9 A0 1 1 6-F 1 6-F 9A 1 A, r ants of register r to the tor. + r S: Set if negative result C: Set if zero result H: Set if carry from bit 3 P/V: Set according to overflow condition N: Reset C: Set if carry from bit 7 4 3 2 1 0 A, r M cycles—1 T states—4 m cycles—1 M cycles—1 T states—4 m cycles—1 M cycles—1 T states—4 m cycles—1 T states—4 Source—Register Destination—Implied A, r ents of register r, plus the carry flag, to the Accu- + r + CY S: Set if negative result Z: Set if zero result H: Set if carry from bit 3 P/V: Set if result exceeds 2's com- plement range	

1,0,1,0,0	2 1 0	7 6 5 4 3 2	
Timing:	M cycles—1	Timing:	
g.	T states-4	i kinnig.	M cycles—1
Addressing Mode:	Source—Register	Addressing Mode:	T states—4
in the second granded.	DestinationImplied	Addressing Mode.	Source-Register
	Bostination Inipileu		Destination—Register
OR r		CP r	
ator.	atents of the r register and the Accumu-	and set the flags accor	of register r with the Accumulator
A ← A ∨ r	S: Set if result is negative	A - r	S: Set if result is negative
	Z: Set if result is zero		Z: Set if result is zero
	H: Reset		H: Set if borrow from bit 4
	P/V: Set if result parity is even		P/V: Set if result exceeds 8-bit 2's
	N: Reset		complement range
	C: Reset		N: Set
7 6 5 4 3 2	2 1 0		C: Set according to borrow
1,0,1,1,0		7 6 5 4 3 2	1 0
iming:		1,0,1,1,1	r, 1
niniy.	M cycles—1 T states—4	Timing:	M cycles—1
ddressing Mode:	SourceRegister	t ming.	T states—4
du essing wode.	Destination-Implied	Addressing Mode:	Source-Register
	Destination-implied	Addressing Mode.	Destination-Implied
(OR r		DE0 -	Destination—Implied
ogically exclusively he Accumulator.	OR the contents of the r register with	DEC r	
∖← A⊕r	S: Set if result is negative	Decrement the content	-
	Z: Set if result is zero	r ← r – 1	S: Set if result is negative
	H: Reset		Z: Set if result is zero
	P/V: Set if result parity is even		H: Set according to a borrow from bit 4
	N: Reset		P/V: Set only if r was X'80 prior to
	C: Reset		operation
7 6 5 4 3 2	2 1 0		N: Set
1,0,1,0,1			C: N/A
	<u>, r</u>	7 6 5 4 3 2	1 0
iming:	M cycles—1	0,0,r, 1,	0,1
	T states—4	Timing:	
ddressing Mode:	Source—Register	runay.	M cycles—1
	Destination—Implied	Addressing Mode:	T states4
NC r		Addressing Mode.	Source-Register
ncrement register r.			Destination—Register
← r + 1	S: Set if result is negative	CPL	
	Z: Set if result is zero		nulator (1's complement).
	H: Set if carry from bit 3	$\overline{A} \rightarrow A$	S: N/A
	P/V: Set only if r was X'7F before		Z: N/A
	operation		H: Set
	N: Reset	i	P/V: N/A
	C: N/A		N: Set C: N/A

7 6 5 4 3 2 1 0	DAA
0,0,1,0,1,1,1,1	Adjust the Accumulator for BCD addition and subtraction
iming: M cycles—1	operations. To be executed after BCD data has been oper- ated upon the standard binary ADD, ADC, INC, SUB, SBC,
T states4	DEC or NEG instructions (see "Register Addressing Arith-
Addressing Mode: Implied	metic" table).
IEG	S: Set according to bit 7 of result
legate the Accumulator (2's complement).	Z: Set if result is zero
\leftarrow 0 – A S: Set if result is negative	H: Set according to instructions
Z: Set if result is zero	P/V: Set according to parity of result
H: Set according to borrow from	N: N/A
bit 4	C: Set according to instructions
P/V: Set only if Accumulator was	7 6 5 4 3 2 1 0
X'80 prior to operation	0,0,1,0,0,1,1,1
N: Set	Timing: M cycles—1
C: Set only if Accumulator was not	T states—4
X'00 prior to operation	Addressing Mode: Implied
7 6 5 4 3 2 1 0	•
1,1,1,0,1,1,0,1	IMMEDIATELY ADDRESSED ARITHMETIC
	ADD A, n
0,1,0,0,0,1,0,0	Add the immediate data n to the Accumulator.
iming: Micycles—2	A ← A + n S: Set if result is negative
T states8 (4, 4)	Z: Set if result is zero
Addressing Mode: Implied	H: Set if carry from bit 3
	P/V: Set if result exceeds 8-bit 2's complement range
Complement the carry flag. CY ← CY S: N/A	N: Reset
Z: N/A	C: Set if carry from bit 7
	7 6 5 4 3 2 1 0
H: Previous carry P/V: N/A	1,1,0,0,0,1,1,0
N: Reset	
C: Complement of previous carry	n
7 6 5 4 3 2 1 0	Timing: M cycles—2
· · · · · · · · · · · · · · · · · · ·	T states—7 (4, 3)
0,0,1,1,1,1,1,1	Addressing Mode: Source-Immediate
Timing: M cycles—1	Destination—Implied
T states—4	
Addressing Mode: Implied	ADC A, n Add, with carry, the immediate data n and the Accumulator.
SCF	· · · ·
Set the carry flag.	A ← A + n + CY S: Set if result is negative Z: Set if result is zero
CY ← 1 S: N/A	H: Set if carry from bit 3
Z: N/A	P/V: Set if result exceeds 8-bit 2's
H: Reset	complement range
P/V: N/A	N: Reset
N: Reset	C: Set according to carry from bit
C: Set	7
7 6 5 4 3 2 1 0	
0,0,1,1,0,1,1,1	
Firming: M cycles—1	
T states4	
Addressing Mode: Implied	
nareaang wore. Inplied	




```
This Material Copyrighted By Its Respective Manufacturer
```

7 6 5 4 3 2		765432	$\frac{1 0}{ADD A}, (IX + d) (for N_X = 0)$
1,1,1,0,1,1	1,0	1,1,N _X ,1,1,1	$\frac{0}{1} \text{ ADD A, (IY + d) (for N_X = 1)}$
n		1,0,0,0,0,1	1.0
Timing:	M cycles—2		
•	T states-7 (4, 3)	d	
Addressing Mode:	Source-Immediate	Timing:	M cycles—5
	Destination—Implied		T states-19 (4, 4, 3, 5, 3)
CP n		Addressing Mode:	Source—Indexed
	te data n with the contents of the Ac- tion and return the appropriate flags.		Destination-Implied
	ccumulator are not affected.	ADC A, m ₁	
A — n	S: Set if result is negative	to the Accumulator.	e memory location m ₁ plus the ca
	Z: Set if result is zero	$A \leftarrow A + m_1 + CY$	S: Set if result is negative
	H: Set if borrow from bit 4	•	Z: Set if result is zero
	P/V: Set if result exceeds 8-bit 2's		H: Set if carry from bit 3
	complement range N: Set		P/V: Set if result exceeds 8-bit 2
	C: Set according to borrow condi-		complement range N: Reset
	tion		C: Set according to carry from
7 6 5 4 3 2	1 0		7
1,1,1,1,1,1	1 0	7 6 5 4 3 2	1 0
		1,0,0,0,1,1	1 0 ADC A, (HL)
n		Timing:	M cycles—2
Timing:	M cycles—2		T states-7 (4, 3)
	T states-7 (4, 3)	Addressing Mode:	Source—Register Indirect
Addressing Mode:	Immediate		Destination—Implied
MEMORY ADDRESS		7654321	
ADD A, m1		1,1,N _X ,1,1,1,0	ADC A, (IY + d) (for N _X = -
Add the contents of th lator.	e memory location m ₁ to the Accumu-	1,0,0,0,1,1,1	
A ← A + m ₁	S: Set if result is negative		
	Z: Set if result is zero	d	
	H: Set if carry from bit 3	Timing:	M cycles—5
	P/V: Set if result exceeds 8-bit 2's		T states-19 (4, 4, 3, 5, 3)
	complement range N: Reset	Addressing Mode:	Source—Indexed
	C: Set according to carry from bit		Destination—Implied
	7	SUB m ₁	
7 6 5 4 3 2		Subtract the contents cumulator.	of memory location m ₁ from the A
		A ← A - m ₁	S: Set if result is negative
Timing:	M cycles-2 T states 7 (4, 2)		Z: Set if result is zero
Addressing Mode:	T states—7 (4, 3) Source—Register Indirect		H: Set if borrow from bit 4
	Destination-Implied		P/V: Set if result exceeds 8-bit 2 complement range
			N: Set
			C: Set according to borrow con tion


NSC800 12.6 8-Bit Arithmetic (Continued) 7 6 5 4 3 2 1 0 AND m₁ 1,0,0,1,0,1,1,0 SUB (HL) The data in memory location m_1 is logically AND'ed to the Accumulator. Timing: M cycles-2 $A \leftarrow A \land m_1$ S: Set if result is negative T states-7 (4, 3) Z: Set if result is zero Addressing Mode: Source-Register Indirect H: Set Destination-Implied 7 6 5 4 3 2 1 0 P/V: Set if result parity is even SUB (IX + d) (for $N_X = 0$) N: Reset 1,1,N_X,1,1,1,0,1 SUB (IY + d) (for $N_X = 1$) C: Reset 7 6 5 4 3 2 1 0 1,0,0,1,0,1,1,0 1,0,1,0,0,1,1,0 AND (HL) d Timing: M cycles-2 T states-7 (4, 3) Timina: M cycles-5 Addressing Mode: Source-Register Indirect T states-19 (4, 4, 3, 5, 3) Destination-Implied Source-Indexed Addressing Mode: 7 6 5 4 3 2 1 0 Destination-Implied AND (IX + d) (for N_X = 0) 1, N_X, 1, 1, 1, 0, 1 1 SBC A, m₁ AND (|Y + d) (for N_X = 1) Subtract, with carry, the contents of memory location m1 1,0,1,0,0,1,1,0 from the Accumulator. $A \leftarrow A - m_1 - CY$ S: Set if result is negative d Z: Set if result is zero H: Set if carry from bit 3 Timing: M cycles-5 P/V: Set if result exceeds 8-bit 2's T states-19 (4, 4, 3, 5, 3) complement range Addressing Mode: Source-Indexed N: Set Destination—Implied C: Set according to borrow OR m₁ condition The data in memory location m1 is logically OR'ed with the 7 6 5 4 3 2 1 0 Accumulator. 1,0,0,1,1,1,1,0 SBC A, (HL) $A \leftarrow A \lor m_1$ S: Set if result is negative Timing: M cycles---2 Z: Set if result is zero T states-7 (4, 3) H: Reset Addressing Mode: Source—Register Indirect P/V: Set if result parity is even Destination-Implied N: Reset 76543210 C: Reset SBC A, (IX + d) (for N_X=0) 7 6 5 4 3 2 1 0 1,1,N_X,1,1,1,0,1 SBC A, (IY + d) (for N_X = 1) 1,0,1,1,0,1,1,0 OR (HL) 1,0,0,1,1,1,1,0 M cycles---2 Timing: T states---7 (4, 3) d Addressing Mode: Source-Register Indexed Timina: M cycles-5 Destination-Implied T states-19 (4, 4, 3, 5, 3) 76543210 OR (IX + d) (for $N_X = 0$) Addressing Mode: Source-Indexed 1, N_X, 1, 1, 1, 0, 1 OR (IY + d) (for $N_X = 1$) Destination-Implied 1,1,0,1,1,0 1,0, d Timing: M cycles-5 T states-19 (4, 4, 3, 5, 3) Addressing Mode: Source-Indexed Destination-Implied

12.6 8-Bit Arithmetic (Continued)		
KOR m ₁	Timing:	M cycles—5
The data in memory location m1 is exclusively OR'ed with		T states—19 (4, 4, 3, 5, 3)
the data in the Accumulator.	Addressing Mode:	Source—Indexed
$A \leftarrow A \oplus m_1$ S: Set if result is negative		Destination—Implied
Z: Set if result is zero	INC m ₁	
H: Reset	Increment data in men	nory location m1.
P/V: Set if result parity is even	m ₁ ← m ₁ + 1	S: Set if result is negative
N: Reset		Z: Set if result is zero
C: Reset		H: Set according to carry from bit
7 6 5 4 3 2 1 0		3
1,0,1,0,1,1,1,0 XOR (HL)		P/V: Set if data was X'7F before op- eration
Timing: M cycles—2		N: Reset
T states-7 (4, 3)		C: N/A
Addressing Mode: Source—Register Indexed	765432	
Destination—Implied		
7 6 5 4 3 2 1 0 XOR $(IX + d)$ (for N _X =0)	0,0,1,1,0,1	
1 1 Ny 1 1 1 0 1	Timing:	M cycle s —3
$XOR (IY + d) (for N_X = 1)$		T states—11 (4, 4, 3)
1,0,1,0,1,1,1,0	Addressing Mode:	Source-Register Indexed
		Destination—Register Indexed
d	765432	
Timing: M cycles-5	1,1,N _X ,1,1,1	<u>1</u> INC (IY + d) (for N _X =1)
T states-19 (4, 4, 3, 5, 3)		
Addressing Mode: Source—Indexed	0,0,1,1,0,1	.0.01
Destination-Implied		
CP m ₁	d	
Compare the data in memory location m_1 with the data in	Timing:	M cycles—6
the Accumulator via subtraction.		T states23 (4, 4, 3, 5, 4, 3)
A - m ₁ S: Set if result is negative	Addressing Mode:	Source—Indexed
Z: Set if result is zero		Destination—Indexed
H: Set if borrow from bit 4	DEC m ₁	
P/V: Set if result exceeds 8-bit 2's	Decrement data in me	mory location m ₁ .
complement range	m ₁ ← m ₁ - 1	S: Set if result is negative
N: Set		Z: Set if result is zero
C: Set according to borrow		H: Set according to borrow from
condition 7 6 5 4 3 2 1 0		bit 4
		P/V: Set only if m ₁ was X'80 before
1,0,1,1,1,1,1,0 CP (HL)		operation
Timing: M cycles—2		N: Set C: N/A
T states-7 (4, 3)		O. IN/A
Addressing Mode: Source—Register Indirect		
Destination—Implied		
7 6 5 4 3 2 1 0 CP (IX + d) (for $N_X = 0$)		
(1) + (1)		
1,0,1,1,1,1,0		
d		




7-45


This Material Copyrighted By Its Respective Manufacturer




1,1,0,0,1,0,1,1 M cycles — 2 T states - 8 (4, 4) Addressing Mode: Bit/Register Bit b in memory location m1 is set. No flags affected 4 3 2 1 0 1,0,0,1,0,1, 1 SET b, (HL) 1,1,0 M cycles --- 4 T states - 15 (4, 4, 4, 3) **Bit/Register Indirect** Addressing Mode: 765432 1 0 SET b, (IX + d) (for $N_X = 0$) 1, N_X 1 1 1 0 1 SET b, (IY + d) (for N_X = 1) 1,1,0,0,1,0,1,1 d 1,1, 0 M cycles — 6 T states — 23 (4, 4, 3, 5, 4, 3) Addressing Mode: Bit/Indexed Bit b in memory location m1 is reset. No flags affected 4 3 2 1 0 RES b, (HL) 1,0,0,1,0, 1, 1 b 1,1,0 M cycles --- 4 T states - 15 (4, 4, 4, 3) Addressing Mode: Bit/Register Indirect 7 6 5 4 3 2 1 0 RES b, (IX + d) (for N_X = 0) 1 N_X 1 1 1 0 1 RES b, (IY + d) (for N_X = 1) 1,1,0,0,1,0,1,1 ь, 1,1,0 M cycles - 6 T states - 23 (4, 4, 3, 5, 4, 3) Addressing Mode: Bit/Indexed




















12.11 Memory Block Moves and Searches (Continued) 7 6 5 4 3 2 1 0 CPIR 1,1,1,0,1,1,0,1 Compare data in memory location (HL) to the Accumulator, increment the memory, decrement the byte counter BC, and 1,0,1,0,1,0,0,1 repeat until BC = 0 or (HL) equals A. Timina: A – (HL) M cycles --- 4 S: Set if sign of subtraction per-T states - 16 (4, 4, 3, 5) HL ← HL + 1 formed for comparison is negative BC ← BC - 1 Addressing Mode: **Register Indirect** Z: Set if A = (HL), otherwise reset Repeat until BC = 0 **REPEAT OPERATIONS** H: Set according to borrow from or A = (HL)LDIR bit 4 Move data from memory location (HL) to memory location P/V: Set if BC - 1 \neq 0, otherwise (DE), increment memory pointers, decrement byte counter BC, and repeat until BC = 0. reset N: Set (DE) ← (HL) S: N/A C: N/A DE ← DE + 1 6 5 4 3 2 1 0 Z: N/A $HL \leftarrow HL + 1$ H: Reset 1,1,1,0,1,1,0,1 BC ← BC - 1 P/V: Reset 1,0,1,1,0,0,0,1 Repeat until N: Reset BC = 0C: N/A Timing: For BC \neq 0 M cycles - 5 6 5 4 3 2 1 0 T states - 21 (4, 4, 3, 5, 5) 1 1,1,0,1,1,0,1 For BC = 0 M cycles - 4 T states - 16 (4, 4, 3, 5) 0,1,1,0,0,0,0 1. Addressing Mode: Register Indirect For BC \neq 0 M cycles — 5 Timing: (Note that each repeat is accomplished by a decrement of T states - 21 (4, 4, 3, 5, 5) the PC, so that refresh, etc. continues for each cycle.) For BC=0 M cycles - 4 CPDR T states - 16 (4, 4, 3, 5) Compare data in memory location (HL) to the contents of the Accumulator, decrement the memory pointer and byte Addressing Mode: **Register Indirect** counter BC, and repeat until BC = 0, or until (HL) equals (Note that each repeat is accomplished by a decrement of the Accumulator. the BC, so that refresh, etc. continues for each cycle.) A - (HL) S: Set if sign of subtraction per-LDDR formed for comparison is nega-HL ← HL – 1 Move data from memory location (HL) to memory location tive BC ← BC - 1 (DE), decrement memory pointers and byte counter BC, and Z: Set according to equality of A repeat until BC = 0. Repeat until BC = 0 and (HL), set if true or A = (HL)(DE) ← (HL) S: N/A H: Set according to borrow from DE ← DE - 1 Z: N/A bit 4 HL ← HL - 1 P/V: Set if BC $-1 \neq 0$, otherwise H: Reset BC ← BC - 1 reset P/V: Reset N[.] Set Repeat until N: Reset BC = 0C: N/A C: N/A 5 4 3 2 1 0 65432 7 1 0 1,1,0,1,1,0,1 1,1,1,0,1,1,0,1 1,0,1,1,1,0,0, 1 1. 0,1,1,1,0,0,0 Timing: For BC≠0 M cycles - 5 Timina: For BC $\neq 0$ M cycles --- 5 T states - 21 (4, 4, 3, 5, 5) T states - 21 (4, 4, 3, 5, 5) For BC = 0 For BC=0 M cycles - 4 M cycles - 4 T states - 16 (4, 4, 3, 5) T states - 16 (4, 4, 3, 5) Addressing Mode: **Register Indirect** Addressing Mode: Register Indirect (Note that each repeat is accomplished by a decrement of (Note that each repeat is accomplished by a decrement of the BC, so that refresh, etc. continues for each cycle.) the BC, so that refresh, etc. continues for each cycle.)

NSC800



IN

A, (n)

Input data to the Accumulator from the I/O device at address N. A \leftarrow (n) No flags affected 7 6 5 4 3 2 1 0 1 1 0 1 1 0 1 1 1 n


12.12 Input/Output


Timing: M cycles — 3 T states — 11 (4, 3, 4) Addressing Mode: Source — Direct Destination — Begister

Destination - Register IN r, (C) Input data to register r from the I/O device addressed by the contents of register C. If r=110 only flags are affected. S: Set if result is negative $r \leftarrow (C)$ Z: Set if result is zero H: Reset P/V: Set if result parity is even N: Reset C: N/A 7 6 5 4 3 2 1 0 1,1,0,1,1,0,1 1 0,0,0 0 1 r M cycles - 3 Timing: T states — 12 (4, 4, 4) Source - Register Indirect Addressing Mode: Destination - Register OUT (C), r Output register r to the I/O device addressed by the contents of register C. No flags affected (C) < 65 4 3 2 1 0 1,1,0,1,1,0,1 1 0,0,1 0,1 r M cycles --- 3 Timing: T states - 12 (4, 4, 4) Source --- Register Addressing Mode: Destination — Register Indirect INI

Input data from the I/O device addressed by the contents of register C to the memory location pointed to by the contents of the HL register. The HL pointer is incremented and the byte counter B is decremented.

 $\begin{array}{ll} (\text{HL}) \longleftarrow (\text{C}) & \text{S: Undefined} \\ \text{B} \longleftarrow \text{B} - 1 & \text{Z: Set if } \text{B} - 1 = 0, \text{ otherwise reset} \\ \text{HL} \longleftarrow \text{HL} + 1 & \text{H: Undefined} \end{array}$





12.12 Input/Output (Continued) INDR

Data is input from the I/O device at address (C) to memory location (HL), then the HL memory pointer is byte counter B are decremented. The cycle is repeated until B=0. (Note that B is tested for zero after it is decremented. By loading B initially with zero, 256 data transfers will take place.)

(HL) ← (C) S: Undefined Z: Set B ← B – 1 H: Undefined Repeat until B = 0 P/V: Undefined N: Set C: N/A 6 5 4 3 2 1 0 7 1,1,1,0,1,1,0,1 1,0,1,1,0,0,1 0 Timing: For $B \neq 0$ M cycles - 5 T states - 21 (4, 5, 3, 4, 5) For B = 0M cycles --- 4 T states - 16 (4, 5, 3, 4) Addressing Mode: Implied/Source - Register Indirect Destination - Register Indirect

(Note that after each data transfer cycle, interrupts may be recognized and two refresh cycles are performed.)

OTDR

Data is output from memory location (HL) to the I/O device at port address (C), then the HL memory pointer and byte counter B are decremented. The cycle is repeated until B = 0.

(Note that B is tested for zero after it is decremented. By loading B initially with zero, 256 data transfers will take place.)

(C) ← (HL) S	Undefined
HL ← HL - 1 Z	Set
B ← B – 1 H	Undefined
Repeat until B = 0 P/V	Undefined
N	: Set
с	: N/A
7654321	0
1,1,1,0,1,1,0,	1
1,0,1,1,1,0,1,	1
Timing: For $B \neq 0$	M cycles 5
	T states - 21 (4, 5, 3, 4, 5)
For $B = 0$	M cycles 4
	T states 16 (4, 5, 3, 4)
Addressing Mode:	Implied/Source — Register In- direct
	Destination — Register Indirect
(Note that after each data accept interrupts and perfo	transfer cycle the NSC800 will frm two refresh cycles.)

12.13 CPU Control

NOP

The CPU performs no operation. No flags affected 4 3 2 6 5 1 0 0,0,0,0,0,0,0,0 Timing: M cycles - 1 T states - 4 Addressing Mode: N/A HALT The CPU halts execution of the program. Dummy op-code fetches are performed from the next memory location to keep the refresh circuits active until the CPU is interrupted or reset from the halted state. No flags affected 7 6 5 4 3 2 1 0 0,1,1,1,0,1,1,0 M cycles - 1 Timina: T states - 4 N/A Addressing Mode: DI

Disable system level interrupts.


 $\mathsf{IFF}_1 \leftarrow 0$ No flags affected $\mathsf{IFF}_2 \leftarrow 0$

Addressing Mode: N/A

ΕI

The system level interrupts are enabled. During execution of this instruction, and the next one, the maskable interrupts will be disabled.


	No flags affected
IFF ₂ ← 1	
7 6 5 4 3 2 1 0	- -
1,1,1,1,1,0,1,1	
Timing:	M cycles — 1
	T states — 4
Addressing Mode:	N/A
IM 0	
The CPU is placed in interru	pt mode 0.
— — —	No flags affected
76543210) –
1,1,1,0,1,1,0,1	
	-
0,1,0,0,0,1,1,0	
Timing:	M cycles — 2
	T states — 8 (4, 4)
Addressing Mode:	N/A



76543210 JP(IX) (for $N_X = 0$) 1,1,Nx,1,1,1,0,1 JP(IY) (for $N_X = 1$) 1,1,1,0,1,0,0,1 Timing: M cycles — 2 T states --- 8 (4, 4) Addressing Mode: **Register Indirect** JP cc, nn Conditionally jump to program location nn based on testable flac states. If cc true, No flags affected PC ← nn, otherwise continue 76543210 1,1 0,1 , cc 0 n (low-order byte) n (high-order byte) Timing: M cycles — 3 T states - 10 (4, 3, 3) Addressing Mode: Direct JR d Unconditional jump to program location calculated with respect to the program counter and the displacement d. PC ← PC + d No flags affected 6 5 4 3 2 1 0 0,0,0,1,1,0,0,0 d – 2 Timing: M cycles - 3 T states - 12 (4, 3, 5) Addressing Mode: PC Relative JR kk, d Conditionally jump to program location calculated with respect to the program counter and the displacement d, based on limited testable flag states. lf kk true No flags affected PC - PC + d. otherwise continue 7 6 5 4 3 2 1 0 0 0 1 kk 0 0 0 d – 2 Timing: if kk met M cycles — 3 (true) T states - 12 (4, 3, 5) if kk not met M cycles — 2 (not true) T states --- 7 (4, 3) Addressing Mode: PC Relative

NSC800

```
12.14 Program Control (Continued)
D.IN7
                                                               RETURNS
         d
Decrement the B register and conditionally jump to program
                                                               RET
location calculated with respect to the program counter and
                                                               Unconditional return from subroutine or other return to pro-
the displacement d, based on the contents of the B register.
                                                               gram location pointed to by the top of the stack.
                          No flags affected
B ← B - 1
                                                               PC_L \leftarrow (SP)
                                                                                         No flags affected
If B = 0 continue,
                                                               PC<sub>H</sub> ← (SP + 1)
else PC 🔶 PC + d
                                                               SP ← SP + 2
 7 6 5 4 3 2 1 0
                                                                7 6 5 4 3 2 1 0
0,0,0,1,0,0,0,0
                                                                1,1,0,0,1,0,0,1
                                                               Timing:
                                                                                         M cycles - 3
           d – 2
                                                                                         T states --- 10 (4, 3, 3)
           lf B ≠ 0
                          M cycles - 3
Timina:
                                                                                         Register Indirect
                                                               Addressing Mode:
                          T states --- 13 (5, 3, 5)
                                                               RET
                                                                      CC
                          M cycles - 2
           If \mathbf{B} = \mathbf{0}
                                                               Conditional return from subroutine or other return to pro-
                          T states - 8 (5, 3)
                                                               gram location pointed to by the top of the stack.
                          PC Relative
Addressing Mode:
                                                                                         No flags affected
                                                               If cc true,
CALLS
                                                               PC_L \leftarrow (SP)
                                                               PC<sub>H</sub> ← (SP + 1)
CALL
          nn
                                                               SP ← SP + 2,
Unconditional call to subroutine at location nn.
                                                               else continue
(SP - 1) \leftarrow PC_H
                          No flags affected
                                                                7 6 5 4 3 2 1
                                                                                         0
(SP - 2) \leftarrow PC_L
                                                                1,1
                                                                                0,0,0
SP ← SP - 2
                                                                          , cc
PC ← nn
                                                                Timing:
                                                                          If cc true
                                                                                          M cycles — 3
    6 5 4 3 2 1 0
 7
                                                                                          T states — 11 (5, 3, 3)
 1,1,0,0,1,1,0,1
                                                                          If cc not true
                                                                                          M cycles — 1
                                                                                          T states - 5
      n (low-order byte)
                                                                                          Register Indirect
                                                                Addressing Mode:
                                                                RETI
      n (high-order byte)
                                                                Unconditional return from interrupt handling subroutine.
                                                                Functionally identical to RET instruction. Unique opcode al-
                           M Cycles - 5
Timina:
                                                                lows monitoring by external hardware.
                           T states - 17 (4, 3, 4, 3, 3)
                                                                PC_{L} \leftarrow (SP)
                                                                                          No flags affected
                           Direct
Addressing Mode:
                                                                PC<sub>H</sub> ← (SP + 1)
CALL
         cc. nn
                                                                   ← SP + 2
                                                                SP
 Conditional call to subroutine at location nn based on test-
                                                                    6 5 4 3 2 1 0
                                                                7
 able flag stages.
                                                                1,1,1,0,1,1,0,1
If cc true,
                           No flags affected
 (SP - 1) \leftarrow PC_H
                                                                0,1,0,0,1,1,0,1
 (SP - 2) \leftarrow PC_L
 SP ← SP - 2
                                                                Timing:
                                                                                          M cycles - 4
 PC ← nn.
                                                                                          T states - 14 (4, 4, 3, 3)
                                                                                          Register Indirect
 else continue
                                                                Addressing Mode:
  7 6 5 4
                3 2 1 0
                   1,0,0
 1,
     1
          , cc ,
       n (low-order byte)
      n (high-order byte)
 Timing:
            If cc true
                           M cycles — 5
                           T states 17 (4, 3, 4, 3, 3)
            If cc not true
                           M cycles — 3
                            T states - 10 (4, 3, 3)
 Addressing Mode:
                            Direct
```





ADC	A, (HL)	8E	BIT	0, B	CB 40
ADC	A, (IX + d)	DD 8Ed	BIT	0, C	CB 41
ADC	A, (IY+d)	FD 8Ed	BIT	0, D	CB 42
ADC	A, A	8F	BIT	0, E	CB 43
ADC	A, B	88	BIT	0, H	CB 44
ADC	A, C	89	BIT	0, L	CB 45
ADC	A, D	8A	BIT	1, (HL)	CB 4E
ADC	A, É	8B	BIT	1, (IX+d)	DD CBd4E
ADC	A, H	8C	BIT	1, (IY + d)	FD CBd4E
ADC	A, L	8D	BIT	1, A	CB 4F
ADC	A, n	CEn	BIT	1, B	CB 48
ADC	HL, BC	ED 4A	BIT	1, C	CB 49
ADC	HL, DE	ED 5A	BIT	1, D	CB 4A
ADC	HL, HL	ED 6A	BIT	1, E	CB 4B
ADC	HL, SP	ED 7A	BIT	1,H	CB 4C
ADD	A, (HL)	86	BIT	1, L	CB 4D
ADD	A, (IX + d)	DD 86d	BIT	2, (HL)	CB 56
ADD	A, (IY+d)	FD 86d	BIT	2, (IX+d)	DD CBd56
ADD	A, A	87	BIT	2, (IY+d)	FD CBd56
ADD	A, B	80	BIT	2, A	CB 57
ADD	A, C	81	BIT	2, B	CB 50
ADD	A, D	82	BIT	2, C	CB 51
ADD	A, E	83	BIT	2, D	CB 52
ADD	A, H	84	BIT	2, E	CB 53 CB 54
ADD	A, L	85	BIT BIT	2, H	
ADD	A, n	C6 n	BIT	2, L 3, (HL)	CB 55 CB 5E
ADD	HL, BC	09 19	BIT	3, (IX+d)	DD CBd5E
ADD	HL, DE	29	BIT	3, (IX+d) 3, (IY+d)	FD CBd5E
ADD	HL, HL	39	BIT	3, (17 + 0) 3, A	CB 5F
ADD	HL, SP	DD 09	BIT	3, A 3, B	CB 58
ADD ADD	IX, BC	DD 19	BIT	3, D 3, C	CB 59
	IX, DE IX, IX	DD 29	BIT	3, D	CB 5A
ADD ADD	IX, SP	DD 39	BIT	3, E 3, E	CB 5B
ADD	IY, BC	FD 09	BIT	3, H	CB 5C
ADD	IY, DE	FD 19	BIT	3, L	CB 5D
ADD	IY, IY	FD 29	BIT	4, (HL)	CB 66
ADD	IY, SP	FD 39	BIT	4, (IX+d)	DD CBd66
AND	(HL)	A6	BIT	4, $(IY + d)$	FD CBd66
AND	(IX+d)	DD A6d	BIT	4, A	CB 67
AND	(IY + d)	FD A6d	BIT	4, B	CB 60
AND	A .	A7	BIT	4, C	CB 61
AND	в	A0	BIT	4, O	CB 62
AND	c	A1	BIT	4, E	CB 63
AND	D	A2	ВІТ	4, H	CB 64
AND	E	A3	BIT	4, L	CB 65
AND	н	A4	віт	5, (HL)	CB 6E
AND	L	A5	BIT	5, (IX + d)	DD CBd6E
AND	n	E6 n	BIT	5, (IY + d)	FD CBd6E
BIT	0, (HL)	CB 46	BIT	5, A	CB 6F
BIT	0, (IX + d)	DD CBd46	BIT	5, B	CB 68
BIT	0, (IY + d)	FD CBd46	BIT	5, C	CB 69
BIT	0, A	CB 47	BIT	5, D	CB 6A
nn) = address of men		d=signed displacement			
n = Data (16 bit) = Data (8 bit)	lory location	d2=d~2			

This Material Copyrighted By Its Respective Manufacturer

BIT	5, E	CB 6B	DEC	A	3D
BIT	5, H	CB 6C	DEC	в	05
BIT	5, L	CB 6D	DEC	BC	0B
BIT	6, (HL)	CB 76	DEC	С	0D
BIT	6, (IX+d)	DD CBd76	DEC	D	15
BIT	6, (IY+d)	FD CBd76	DEC	DE	1B
BIT	6, A	CB 77	DEC	E	1D
BIT	6, B	CB 70	DEC	H	25
BIT	6, C	CB 71	DEC	HL	2B
BIT	6, D	CB 72	DEC	IX	DD 2B
BIT	6, E	CB 73	DEC	IY	FD 2B
віт	6, H	CB 74	DEC	L	2D
BIT	6, L	CB 75	DEC	SP	3B
BIT	7, (HL)	CB 7E	DI		F3
BIT	7, (IX+d)	DD CBd7E	DJNZ	d2	10 d2
BIT	7, $(Y + d)$	FD CBd7E	EI		FB
BIT	7, A	CB 7F	EX	(SP), HL	E3
BIT	7, B	CB 78	EX	(SP), IX	DD E3
BIT	7, C	CB 79	EX	(SP), IY	FD E3
BIT	7, D	CB 7A	EX	AF, A'F'	08
BIT	7, E	CB 7B	EX	DE, HL	EB
BIT	7, H	CB 7C	EXX	22,112	D9
BIT	7, L	CB 7D	HALT		76
CALL	C, nn	DCnn	IM	0	ED 46
CALL	M, nn	FCnn	IM	1	ED 56
CALL	NC, nn	D4nn	IM	2	ED 5E
CALL	nn	CDnn	IN	~ A, (C)	ED78
CALL	NZ, nn	C4nn	IN	A, (n)	DBn
CALL	P, nn	F4nn	IN	B, (C)	ED 40
CALL	PE, nn	ECnn	IN	C, (C)	ED 48
CALL	PO, nn	E4nn	IN	D, (C)	ED 50
CALL	Z, nn	CCnn	IN	E, (C)	ED 58
CCF		ЗF	IN	H, (C)	ED 60
CP	(HL)	BE	IN	L, (C)	ED 68
CP	(IX + d)	DD BEd	INC	(HL)	34
CP	(IY + d)	FD BEd	INC	(IX+d)	DD 34d
CP	A	BF	INC	(IY + d)	FD 34d
CP	в	B8	INC	A	3C
CP	С	89	INC	В	04
CP	D	BA	INC	BC	03
CP	E	BB	INC	c	0C
CP	н	BC	INC	D	14
CP	L	BD	INC	DE	13
CP	n	FEn	INC	E	10 10
CPD		ED A9	INC	Ĥ	24
CPDR		ED B9	INC	HL	23
CPI		ED A1	INC	IX	DD 23
CPIR		ED B1	INC	iY	FD 23
CPL		2F	INC	L	2C
DAA		27	INC	SP	33
DEC	(HL)	35	IND	.	ED AA
DEC	(IX + d)	DD 35d	INDR		ED BA
DEC	(IY + d)	FD 35d	INI		ED A2
Address of mem		= signed displacement			
Data (16 bit) ata (8 bit)	d	2=d-2			

INIR		ED B2	LD	A, (HL)	7E
JP	(HL)	E9	LD	A, (IX + d)	DD 7Ed
JP	(IX)	DD E9	LD	A, (IY + d)	FD 7Ed
JP	(IY)	FD E9	LD	A, (nn)	3Ann
JP	C, nn	DAnn	LD	A, A	7F
JP	M, nn	FAnn	LD	A, B	78
JP	NC, nn	D2nn	LD	A, C	79
JP	nn	C3nn	LD	A, D	7A
JP	NZ, nn	C2nn	LD	A, E	7B
JP	P, nn	F2nn	LD	А, Н	7C
JP	PE, nn	EAnn	LD	A, I	ED 57
JP	PO, nn	E2nn	LD	A, L	7D
JP	Z, nn	CAnn	LD	A, n	3E n
JR	C, d2	38 d2	LD	B, (HL)	46
JR	d2	18 d2	LD	B, (IX+d)	DD 46d
JR	NC, d2	30 d2	LD	B, (IY + d)	FD 46d
JR	NZ, d2	20 d2	LD	B, A	47
JR	Z, d2	28 d2	LD	B, B	40
LD	(BC), A	02	LD	B, C	41
LD	(DE), A	12	LD	B, D	42
LD	(HL), A	77	LD	B, E	43 44
LD	(HL), B	70 71	LD LD	B, H	44 45
LD LD	(HL), C	72	LD	B, L B, n	45 06 n
LD	(HL), D (HL), E	72	LD	BC, (nn)	ED 4B
LD	(HL), E (HL), H	74	LD	BC, nn	01nn
LD	(HL), L	75	LD	C, (HL)	4E
LD	(HL), n	36 n	LD	C, (IX+d)	DD 4Ed
LD	(IX+d), A	DD 77d	LD	C, (IY + d)	FD 4Ed
LD	(IX+d), B	DD 70d	LD	C, A	4F
LD	(IX+d), C	DD 71d	LD	С, В	48
LD	(IX + d), D	DD 72d	LD	C, C	49
LD	(IX + d), E	DD 73d	LD	C, D	4A
LD	(IX+d), H	DD 74d	LD	C, E	4B
LD	(IX+d), L	DD 75d	LD	С, Н	4C
LD	(IX + d), n	DD 36dn	LD	C, L	4D
LD	(IY + d), A	FD 77d	LD	C, n	0E n
LD	(IY+d), B	FD 70d	LD	D, (HL)	56
LD	(IY + d), C	FD 71d	LD	D, (IX + d)	DD 56d
LD	(IY+d), D	FD 72d	LD	D, (IY + d)	FD 56d
LD	(IY+d), E	FD 73d	LD	D, A	57
LD	(IY+d), H	FD 74d	LD	D, B	50
LD	(IY+d), L	FD 75d	LD	D, C	51
LD	(IY + d), n	FD 36dn	LD	D, D	52
LD	(nn), A	32nn	LD	D, E	53
LD	(nn), BC	ED 43nn	LD	D, H	54
LD	(nn), DE	ED 53nn	LD	D, L	55
LD	(nn), HL	22nn	LD	D, n DF (ma)	16 n
LD	(nn), IX	DD 22nn	LD	DE, (nn)	ED 5Bn
LD	(nn), IY	FD 22nn	LD	DE, nn	11nn
LD	(nn), SP	ED 73nn	LD	E, (HL)	5E
LD	A, (BC)	0A 1A	LD	E, (IX+d)	DD 5Ed
LD	A, (DE)	1A	LD	E, (IY+d)	FD 5Ed
(nn) = Address of men	ory location	d = signed displacement			
nn = Data (16 bit) n = Data (8 bit)		d2 = d - 2			
n - Data (o bit)					

This Material Copyrighted By Its Respective Manufacturer

LD	E, A	5F	OR	С	B1
LD	E, B	58	OR	D	B2
LD	E, C	59	OR	Е	B3
LD	E, D	5A	OR	н	B4
LD	E, E	5B	OR	L	B5
LD	Е, Н	5C	OR	n	F6 n
LD	E, L	5D	OTDR		ED BB
LD	E, n	1En	OTIR		ED B3
LD	H, (HL)	66	OUT	(C), A	ED 79
LD	H, (IX + d)	DD 66d	OUT	(C), B	ED 41
LD	H, $(IY + d)$	FD 66d	OUT	(C), C	ED 49
LD	H, A	67	OUT	(C), D	ED 51
LD	Н, В	60	OUT	(C), E	ED 59
LD	H, C	61	OUT	(C), H	ED 61
LD	H, D	62	OUT	(C), L	ED 69
LD	H, E	63	OUT	n, A	D3 n
LD	H, H	64	OUTD	,	ED AB
LD	H, L	65	OUTI		ED AB
LD	H, n	26 n	POP	AF	F1
LD	HL, (nn)	2Ann	POP	BC	C1
LD	HL, nn	21nn	POP	DE	D1
LD	I, A	ED 47	POP	HL	E1
LD	IX, (nn)	DD 2Ann	POP	IX	DD E1
LD	IX, nn	DD 21nn	POP	IY	
LD	IY, (nn)	FD 2Ann	PUSH	AF	FD E1
LD	IY, nn	FD 21nn	PUSH	BC	F5
LD	L, (HL)	6E	PUSH		C5
LD	L, $(IX + d)$	DD 6Ed		DE	D5
LD	L, $(IY + d)$	FD 6Ed	PUSH	HL	E5
LD	L, A	6F	PUSH	IX	DD E5
LD	L, B	68	PUSH	IY Q (III)	FD E5
LD	L, C	69	RES	0, (HL)	CB 86
LD	L, D	6A	RES	0, (IX+d)	DD CBd86
LD	L, E	6B	RES	0, (IY + d)	FD CBd86
LD	L, H	6C	RES	0, A	CB 87
LD	L, L	6D	RES	0, B	CB 80
LD	L, L	2E n	RES	0, C	CB 81
LD	SP, (nn)		RES	0, D	CB 82
LD		ED 7Bnn	RES	0, E	CB 83
LD	SP, HL SP, IX	F9 DD F9	RES	0, H	CB 84
LD		FD F9	RES	0, L	CB 85
LD	SP, IY		RES	1, (HL)	CB 8E
	SP, nn	31nn ED AR	RES	1, (IX + d)	DD CBd8E
LDD		ED A8	RES	1, (IY + d)	FD CBd8E
		ED B8	RES	1, A	CB 8F
		ED A0	RES	1, B	CB 88
		ED B0	RES	1, C	CB 89
NEG		ED n	RES	1, D	CB 8A
NOP		00	RES	1, E	CB 8B
OR	(HL)	B6	RES	1, H	CB 8C
OR	(IX+d)	DD B6d	RES	1, L	CB 8D
OR	(IY + d)	FD B6d	RES	2, (HL)	CB 96
OR	Α	B7	RES	2, (IX + d)	DD CBd96
OR	В	B0	RES	2, (IY + d)	FD CBd96
ess of memo	bry location d=s	igned displacement			
16 bit)		d-2			

RES	2, A	CB 97	RES	7, D	CB BA
RES	2, B	CB 90	RES	7, E	CB BB
RES	2, C	CB 91	RES	7, H	CB BC
RES	2, D	CB 92	RES	7, L	CB BD
RES	2, E	CB 93	RET		C9
RES	2, H	CB 94	RET	С	D8
RES	2, L	CB 95	RET	м	F8
RES	3, (HL)	CB 9E	RET	NC	D0
RES	3, (IX+d)	DD CBd9E	RET	NZ	C0
RES	3, (IY + d)	FD CBd9E	RET	Р	FO
RES	3, A	CB 9F	RET	PE	E8
RES	3, B	CB 98	RET	PO	E0
RES	3, C	CB 99	RET	z	C8
RES	3, D	CB 9A	RETI		ED 4D
RES	3, E	CB 9B	RETN		ED 45
RES	3, H	CB 9C	RL	(HL)	CB 16
RES	3, L	CB 9D	RL	(IX+d)	DD CBd16
RES	4, (HL)	CB A6	RL	(IY+d)	FD CBd16
RES	4, (IX + d)	DD CBdA6	RL	A	CB 17
RES	4, (IY+d)	FD CBdA6	RL	В	CB 10 CB 11
RES	4, A	CB A7	RL RL	C D	CB 11 CB 12
RES	4, B	CB A0		E	CB 12
RES	4, C	CB A1	RL RL	E H	CB 14
RES	4, D	CB A2	RL	L	CB 15
RES	4, E	CB A3 CB A4	RLA	L	17
RES	4, H		RLC	(HL)	CB 06
RES	4, L	CB A5 CB AE	RLC	(IX+d)	DD CBd06
RES	5, (HL) 5, (IX + d)	DD CBdAE	RLC	(IY + d)	FD CBd06
RES	5, (IX+d) 5, (IY+d)	FD CBdAE	RLC	Α	CB 07
RES RES	5, (1 + 0) 5, A	CB AF	RLC	B	CB 00
RES	5, B	CB A8	RLC	c	CB 01
RES	5, C	CB A9	RLC	D	CB 02
RES	5, D	CBAA	RLC	E	CB 03
RES	5, E	CBAB	RLC	н	CB 04
RES	5, H	CBAC	RLC	L	CB 05
RES	5, L	CBAD	RLCA		07
RES	6, (HL)	CB B6	RLD		ED 6F
RES	6, (IX+d)	DD CBdB6	RR	(HL)	CB 1E
RES	6, (IY + d)	FD CBdB6	RR	(IX + d)	DD CBd1E
RES	6, A	CB 87	RR	(IY + d)	FD CBd1E
RES	6, B	CB B0	RR	Α	CB 1F
RES	6, C	CB B1	RR	в	CB 18
RES	6, D	CB B2	RR	С	CB 19
RES	6, E	СВ ВЗ	RR	D	CB 1A
RES	6, H	CB B4	RR	E	CB 1B
RES	6, L	CB B5	RR	н	CB 1C
RES	7, (HL)	CB BE	RR	L	CB 1D
RES	7, (IX+d)	DD CBdBE	RRA		1F
RES	7, (IY+d)	FD CBdBE	RRC	(HL)	CBOE
RES	7, A	CB BF	RRC	(IX+d)	DD CBd0E
RES	7, B	CB B8	RRC	(IY + d)	FD CBd0E
RES	7, C	CB B9	RRC	A	CB 0F
) = Address of me	mory location	d = signed displacement			
= Data (16 bit)		d2 = d - 2			
Data (8 bit)					

RRC	в	CB 08	SET	2, (IX+d)	DD CBdD6
RRC	С	CB 09	SET	2, (IY + d)	FD CBdD6
RRC	D	CB 0A	SET	2, A	CB D7
RRC	E	CB 0B	SET	2, B	CB D0
RRC	н	CB 0C	SET	2, C	CB D1
RRC	L	CB 0D	SET	2, D	CB D2
RRCA		0F	SET	2, E	CB D3
RRD		ED 67	SET	2, H	CB D4
RST	0	C7	SET	2, L	CB D5
RST	08H	CF	SET	-, - 3, (HL)	CB DE
RST	10H	D7	SET	3, (IX+d)	DD CBdDE
RST	18H	DF	SET	3, (IY+d)	FD CBdDE
RST	20H	E7	SET	3, A	CB DF
RST	28H	EF	SET	3, B	CB D8
RST	30H	F7	SET	3, C	CB D9
RST	38H	FF	SET	3, D	CB DA
SBC	A, (HL)	9E	SET	3, E	CB DB
SBC	A, $(IX + d)$	DD 9Ed	SET	3, E 3, H	CBDC
SBC	A, $(IY + d)$	FD 9Ed	SET	3, L	CBDC
SBC	A, A	9F	SET	4, (HL)	CB E6
SBC	A, B	98	SET	4, (IX+d)	DD CBdE6
SBC	A, C	99	SET	4, $(iY + d)$	FD CBdE6
SBC	A, D	9A	SET	4, A	CB E7
SBC	A, E	9B	SET	4, B	CB E0
SBC	А, Н	9C	SET	4, C	CB E1
SBC	A, L	9D	SET	4, D	CB E2
SBC	A, n	DEn	SET	4, E	CB E3
SBC	HL, BC	ED 42	SET	4, E 4, H	CB E4
SBC	HL, DE	ED 52	SET	4, L	CB E5
SBC	HL, HL	ED 62	SET	5, (HL)	CBEE
SBC	HL, SP	ED 72	SET	5, (IX+d)	DD CBdEE
SCF		37	SET	5, (IY + d)	FD CBdEE
SET	0, (HL)	CB C6	SET	5, A	CBEF
SET	0, (1X + d)	DD CBdC6	SET	5, B	CB E8
SET	0, (IY + d)	FD CBdC6	SET	5, C	CB E9
SET	0, A	CB C7	SET	5, D	CB EA
SET	0, B	CB C0	SET	5, E	CB EB
SET	0, C	CB C1	SET	5, E 5, H	CBEC
SET	0, D	CB C2	SET	5, L	
SET	0, E	CB C3	SET		CB ED
SET	0, L 0, H	CB C4	SET	6, (HL) 6, (IX + d)	
SET	0, L	CB C5	SET	6, (IX + d) 6, (IY + d)	DD CBdF6
SET	1, (HL)	CBCE	SET		FD CBdF6
SET	1, (IX+d)	DD CBdCE	SET	6, A	CB F7
SET	1, (1Y + d)	FD CBdCE		6, B	CB F0
SET	1, (1 + 0) 1, A	CBCF	SET SET	6, C	CB F1
SET	1, B	CB C8		6, D	CB F2
BET			SET	6, E	CB F3
SET	1, C 1, D	CB C9	SET	6, H	CB F4
SET		CB CA	SET	6, L	CB F5
	1, E 1 L	CB CB	SET	7, (HL)	CB FE
SET SET	1, H	CBCC	SET	7, (IX+d)	DD CBdFE
SET	1, L	CB CD	SET	7, (IY + d)	FD CBdFE
BET	2, (HL)	CB D6	SET	7, A	CB FF
		displacement			
16 bit)	d2	=d-2			

This Material Copyrighted By Its Respective Manufacturer

NSC800

SET	7, B	CB F8		SRL	Α	CB 3F
SET	7, C	CB F9		SRL	в	CB 38
SET	7, D	CB FA		SRL	С	CB 39
SET	7, E	CB FB		SRL	D	CB 3A
SET	7, H	CB FC		SRL	Е	CB 3B
SET	7, L	CBFD		SRL	н	CB 3C
SLA	(HL)	CB 26		SRL	L	CB 3D
SLA	(IX+d)	DD CBd26		SUB	- (HL)	96
SLA	(IY+d)	FD CBd26		SUB	(IX + d)	DD 96d
SLA	(1 + G) A	CB 27		SUB	(IY + d)	FD 96d
SLA	В	CB 20		SUB	A	97
SLA	C	CB 21		SUB	В	90
				SUB	C	91
SLA	D	CB 22			D	92
SLA	E	CB 23		SUB		92 93
SLA	н	CB 24		SUB	E	
SLA	L	CB 25		SUB	н	94
SRA	(HL)	CB 2E		SUB	L	95
SRA	(IX + d)	DD CBd2E		SUB	n,	D6 n
SRA	(IY + d)	FD CBd2E		XOR	(HL)	AE
SRA	Α	CB 2F		XOR	(IX + d)	DD AEd
SRA	В	CB 28		XOR	(IY + d)	FD AEd
SRA	С	CB 29		XOR	Α	AF
SRA	D	CB 2A		XOR	в	A8
SRA	Е	CB 2B		XOR	С	A9
SRA	н	CB 2C		XOR	D	AA
SRA	L	CB 2D		XOR	E	AB
SRL	L (HL)	CB 3E		XOR	H	AC
SRL	(IX+d)	DD CBd3E		XOR	Ľ	AD
SRL	(IX + d) (IY + d)	FD CBd3E		XOR	n	EEn
16 Inei	truction Set	: Numerical Ord	er			
					· · · · · · · · · · · · · · · · · · ·	
	Mnemonic	Op Code	Mnemonic		Op Code	Mnemonic
Op Code		· ·	Mnemonic DEC D		Op Code 2Ann	LD HL,(nn)
Op Code 00	Mnemonic NOP	Op Code	DEC D			
Op Code 00 01nn	Mnemonic NOP LD BC,nn	Op Code 15			2Ann	LD HL,(nn)
Op Code 00 01nn 02	Mnemonic NOP LD BC,nn LD (BC),A	Op Code 15 16n	DEC D LD D,n RLA		2Ann 2B	LD HL,(nn) DEC HL
Op Code 00 01nn 02 03	Mnemonic NOP LD BC,nn LD (BC),A INC BC	Op Code 15 16n 17 18d2	DEC D LD D,n RLA JR d2		2Ann 2B 2C 2D	LD HL,(nn) DEC HL INC L DEC L
Op Code 00 01nn 02 03 04	Mnemonic NOP LD BC,nn LD (BC),A INC BC INC B	Op Code 15 16n 17 18d2 19	DEC D LD D,n RLA JR d2 ADD HL,DE		2Ann 2B 2C 2D 2En	LD HL,(nn) DEC HL INC L DEC L LD L,n
Op Code 00 01nn 02 03 04 05	Mnemonic NOP LD BC,nn LD (BC),A INC BC INC B DEC B	Op Code 15 16n 17 18d2 19 1A	DEC D LD D,n RLA JR d2 ADD HL,DE LD A,(DE)		2Ann 2B 2C 2D 2En 2F	LD HL,(nn) DEC HL INC L DEC L LD L,n CPL
Op Code 00 01nn 02 03 04 05 06n	Mnemonic NOP LD BC,nn LD (BC),A INC BC INC B DEC B LD B,n	Op Code 15 16n 17 18d2 19 1A 1B	DEC D LD D,n RLA JR d2 ADD HL,DE LD A,(DE) DEC DE		2Ann 2B 2C 2D 2En 2F 30d2	LD HL,(nn) DEC HL INC L DEC L LD L,n CPL JR NC,d2
Op Code 00 01nn 02 03 04 05 06n 07	Mnemonic NOP LD BC,nn LD (BC),A INC BC INC B DEC B LD B,n RLCA	Op Code 15 16n 17 18d2 19 1A 1B 1C	DEC D LD D,n RLA JR d2 ADD HL,DE LD A,(DE) DEC DE INC E		2Ann 2B 2C 2D 2En 2F 30d2 31nn	LD HL,(nn) DEC HL INC L DEC L LD L,n CPL JR NC,d2 LD SP,nn
Op Code 00 01nn 02 03 04 05 06n 07 08	Mnemonic NOP LD BC,nn LD (BC),A INC BC INC B DEC B LD B,n RLCA EX AF,A'F'	Op Code 15 16n 17 18d2 19 1A 1B 1C 1D	DEC D LD D,n RLA JR d2 ADD HL,DE LD A,(DE) DEC DE INC E DEC E		2Ann 2B 2C 2D 2En 2F 30d2 31nn 32nn	LD HL,(nn) DEC HL INC L DEC L LD L,n CPL JR NC,d2 LD SP,nn LD (nn),A
Op Code 00 01nn 02 03 04 05 06n 07 08 09	Mnemonic NOP LD BC,nn LD (BC),A INC BC INC B DEC B LD B,n RLCA EX AF,A'F' ADD HL,BC	Op Code 15 16n 17 18d2 19 1A 1B 1C 1D 1D 1En	DEC D LD D,n RLA JR d2 ADD HL,DE LD A,(DE) DEC DE INC E DEC E LD E,n		2Ann 2B 2C 2D 2En 2F 30d2 31nn 32nn 33	LD HL,(nn) DEC HL INC L DEC L LD L,n CPL JR NC,d2 LD SP,nn LD (nn),A INC SP
Op Code 00 01nn 02 03 04 05 06n 07 08 09 0A	Mnemonic NOP LD BC,nn LD (BC),A INC BC INC B DEC B LD B,n RLCA EX AF,A'F' ADD HL,BC LD A,(BC)	Op Code 15 16n 17 18d2 19 1A 1B 1C 1D 1En 1F	DEC D LD D,n RLA JR d2 ADD HL,DE LD A,(DE) DEC DE INC E DEC E LD E,n RRA		2Ann 2B 2C 2D 2En 2F 30d2 31nn 32nn 33 34	LD HL,(nn) DEC HL INC L DEC L LD L,n CPL JR NC,d2 LD SP,nn LD (nn),A INC SP INC (HL)
Op Code 00 01nn 02 03 04 05 06n 07 08 09 0A 08 09	Mnemonic NOP LD BC,nn LD (BC),A INC BC INC B DEC B LD B,n RLCA EX AF,A'F' ADD HL,BC LD A,(BC) DEC BC	Op Code 15 16n 17 18d2 19 1A 1B 1C 1D 1En 1F 20d2	DEC D LD D,n RLA JR d2 ADD HL,DE LD A,(DE) DEC DE INC E DEC E LD E,n RRA JR NZ,d2		2Ann 2B 2C 2D 2En 2F 30d2 31nn 32nn 33 34 35	LD HL,(nn) DEC HL INC L DEC L LD L,n CPL JR NC,d2 LD SP,nn LD (nn),A INC SP INC (HL) DEC (HL)
Op Code 00 01nn 02 03 04 05 06n 07 08 09 0A 08 09 0A 0B 0C	Mnemonic NOP LD BC,nn LD (BC),A INC BC INC B DEC B LD B,n RLCA EX AF,A'F' ADD HL,BC LD A,(BC) DEC BC INC C	Op Code 15 16n 17 18d2 19 1A 1B 1C 1D 1En 1F 20d2 21nn	DEC D LD D,n RLA JR d2 ADD HL,DE LD A,(DE) DEC DE INC E DEC E LD E,n RRA JR NZ,d2 LD HL,nn		2Ann 2B 2C 2D 2En 2F 30d2 31nn 32nn 33 34 35 36n	LD HL,(nn) DEC HL INC L DEC L LD L,n CPL JR NC,d2 LD SP,nn LD (nn),A INC SP INC (HL) DEC (HL),n
Op Code 00 01nn 02 03 04 05 06n 07 08 09 09 0A 0B	Mnemonic NOP LD BC,nn LD (BC),A INC BC INC B DEC B LD B,n RLCA EX AF,A'F' ADD HL,BC LD A,(BC) DEC BC	Op Code 15 16n 17 18d2 19 1A 1B 1C 1D 1En 1F 20d2	DEC D LD D,n RLA JR d2 ADD HL,DE LD A,(DE) DEC DE INC E DEC E LD E,n RRA JR NZ,d2 LD HL,nn LD (nn),HL		2Ann 2B 2C 2D 2En 2F 30d2 31nn 32nn 33 34 35 36n 37	LD HL, (nn) DEC HL INC L DEC L LD L,n CPL JR NC, d2 LD SP,nn LD (nn),A INC SP INC (HL) DEC (HL),n SCF
Op Code 00 01nn 02 03 04 05 06n 07 08 09 0A 09 0A 0B 0C	Mnemonic NOP LD BC,nn LD (BC),A INC BC INC B DEC B LD B,n RLCA EX AF,A'F' ADD HL,BC LD A,(BC) DEC BC INC C	Op Code 15 16n 17 18d2 19 1A 1B 1C 1D 1En 1F 20d2 21nn	DEC D LD D,n RLA JR d2 ADD HL,DE LD A,(DE) DEC DE INC E DEC E LD E,n RRA JR NZ,d2 LD HL,nn		2Ann 2B 2C 2D 2En 2F 30d2 31nn 32nn 33 34 35 36n	LD HL,(nn) DEC HL INC L DEC L LD L,n CPL JR NC,d2 LD SP,nn LD (nn),A INC SP INC (HL) DEC (HL),n
Op Code 00 01nn 02 03 04 05 06n 07 08 09 0A 08 09 0A 00 00	Mnemonic NOP LD BC,nn LD (BC),A INC BC INC B DEC B LD B,n RLCA EX AF,A'F' ADD HL,BC LD A,(BC) DEC BC INC C DEC C	Op Code 15 16n 17 18d2 19 1A 1B 1C 1D 1En 1F 20d2 21nn 22nn	DEC D LD D,n RLA JR d2 ADD HL,DE LD A,(DE) DEC DE INC E DEC E LD E,n RRA JR NZ,d2 LD HL,nn LD (nn),HL		2Ann 2B 2C 2D 2En 2F 30d2 31nn 32nn 33 34 35 36n 37	LD HL,(nn) DEC HL INC L DEC L LD L,n CPL JR NC,d2 LD SP,nn LD (nn),A INC SP INC (HL) DEC (HL),n SCF JR C,d2
Op Code 00 01nn 02 03 04 05 06n 07 08 09 0A 0B 0C 0D 0En	Mnemonic NOP LD BC,nn LD (BC),A INC BC INC B DEC B LD B,n RLCA EX AF,A'F' ADD HL,BC LD A,(BC) DEC BC INC C DEC C LD C,n	Op Code 15 16n 17 18d2 19 1A 1B 1C 1D 1En 1F 20d2 21nn 22nn 23	DEC D LD D,n RLA JR d2 ADD HL,DE LD A,(DE) DEC DE INC E DEC E LD E,n RRA JR NZ,d2 LD HL,nn LD (nn),HL INC HL		2Ann 2B 2C 2D 2En 2F 30d2 31nn 32nn 33 34 35 36n 37 38	LD HL,(nn) DEC HL INC L DEC L LD L,n CPL JR NC,d2 LD SP,nn LD (nn),A INC SP INC (HL) DEC (HL),n SCF JR C,d2
Op Code 00 01nn 02 03 04 05 06n 07 08 09 0A 0B 0C 0D 0En 0F	Mnemonic NOP LD BC,nn LD (BC),A INC BC INC B DEC B LD B,n RLCA EX AF,A'F' ADD HL,BC LD A,(BC) DEC BC INC C DEC C LD C,n RRCA DJNZ d2	Op Code 15 16n 17 18d2 19 1A 1B 1C 1D 1En 1F 20d2 21nn 22nn 23 24	DEC D LD D,n RLA JR d2 ADD HL,DE LD A,(DE) DEC DE INC E DEC E LD E,n RRA JR NZ,d2 LD HL,nn LD (nn),HL INC HL INC H		2Ann 2B 2C 2D 2En 2F 30d2 31nn 32nn 33 34 35 36n 37 38 39	LD HL,(nn) DEC HL INC L DEC L LD L,n CPL JR NC,d2 LD SP,nn LD (nn),A INC SP INC (HL) DEC (HL),n SCF JR C,d2 ADD HL,SF
Op Code 00 01nn 02 03 04 05 06n 07 08 09 0A 09 0A 0B 0C 0D 0En 0F 10d2 11nn	Mnemonic NOP LD BC,nn LD (BC),A INC BC INC B DEC B LD B,n RLCA EX AF,A'F' ADD HL,BC LD A,(BC) DEC BC INC C DEC C LD C,n RRCA DJNZ d2 LD DE,nn	Op Code 15 16n 17 18d2 19 1A 1B 1C 1D 1En 1F 20d2 21nn 23 24 25	DEC D LD D,n RLA JR d2 ADD HL,DE LD A,(DE) DEC DE INC E DEC E LD E,n RRA JR NZ,d2 LD HL,nn LD (nn),HL INC H INC H DEC H		2Ann 2B 2C 2D 2En 2F 30d2 31nn 32nn 33 34 35 36n 37 38 39 3Ann	LD HL,(nn) DEC HL INC L DEC L LD L,n CPL JR NC,d2 LD SP,nn LD (nn),A INC SP INC (HL) DEC (HL), DEC (HL),n SCF JR C,d2 ADD HL,SF LD A,(nn)
Op Code 00 01nn 02 03 04 05 06n 07 08 09 0A 08 09 0A 0B 0C 0D 0En 0F 10d2 11nn 12	Mnemonic NOP LD BC,nn LD (BC),A INC BC INC B DEC B LD B,n RLCA EX AF,A'F' ADD HL,BC LD A,(BC) DEC BC INC C DEC C LD C,n RRCA DJNZ d2 LD DE,nn LD (DE),A	Op Code 15 16n 17 18d2 19 1A 1B 1C 1D 1En 1F 20d2 21nn 23 24 25 26n 27	DEC D LD D,n RLA JR d2 ADD HL,DE LD A,(DE) DEC DE INC E DEC E LD E,n RRA JR NZ,d2 LD HL,nn LD (nn),HL INC HL INC H DEC H LD H, n DEC H LD H, n DAA		2Ann 2B 2C 2D 2En 2F 30d2 31nn 32nn 33 34 35 36n 37 38 39 3Ann 38	LD HL,(nn) DEC HL INC L DEC L LD L,n CPL JR NC,d2 LD SP,nn LD (nn),A INC SP INC (HL) DEC (HL), DEC (HL),n SCF JR C,d2 ADD HL,SF LD A,(nn) DEC SP
Op Code 00 01nn 02 03 04 05 06n 07 08 09 0A 09 0A 0B 0C 0D 0En 0F 10d2 11nn	Mnemonic NOP LD BC,nn LD (BC),A INC BC INC B DEC B LD B,n RLCA EX AF,A'F' ADD HL,BC LD A,(BC) DEC BC INC C DEC C LD C,n RRCA DJNZ d2 LD DE,nn	Op Code 15 16n 17 18d2 19 1A 1B 1C 1D 1En 1F 20d2 21nn 23 24 25 26n	DEC D LD D,n RLA JR d2 ADD HL,DE LD A,(DE) DEC DE INC E DEC E LD E,n RRA JR NZ,d2 LD HL,nn LD (nn),HL INC H DEC H LD H, n		2Ann 2B 2C 2D 2En 2F 30d2 31nn 32nn 33 34 35 36n 37 38 39 3Ann 38 39 3Ann 38	LD HL,(nn) DEC HL INC L DEC L LD L,n CPL JR NC,d2 LD SP,nn LD (nn),A INC SP INC (HL) DEC (HL),n SCF JR C,d2 ADD HL,SI LD A,(nn) DEC SP INC A

This Material Copyrighted By Its Respective Manufacturer

d = displacement

d2 = d - 2

INC D

(nn) = Address of memory location

14

nn=Data (16 bit)

n = Data (8 bit)

ADD HL,HL

7-66

29

3En

LD A,n

p Code	Mnemonic	Op Code	Mnemonic	Op Code	Mnemonic
F	CCF	74	LD (HL),H	A9	XOR C
D	LD B,B	75	LD (HL),L	AA	XOR D
1	LD B,C	76	HALT	AB	XOR E
2	LD B,D	77	LD (HL),A	AC	XOR H
43	LD B,E	78	LD A,B	AD	XORL
44	LD B,H	79	LD A,C	AE	XOR (HL)
45	LD B,L	7A	LD A,D	AF	XOR A
46	LD B,(HL)	7B	LD A,E	BO	ORB
47	LD B,A	7C	LD A,H	B1	ORC
48	LD C,B	7D	LD A,L	B2	ORD
19	LD C,C	7E	LD A,(HL)	B3	ORE
4A	LD C,D	7F	LD A,A	B4	ORH
4B	LD C,E	80	ADD A,B	B5	ORL
4C	LD C,H	81	ADD A,C	B6	OR (HL)
4D	LD C,L	82	ADD A,D	B7	OR A
4E	LD C,(HL)	83	ADD A,E	B8	CPB
4F	LD C,A	84	ADD A,H	B9	CPC
50	LD D,B	85	ADD A,L	BA	CPD
51	LD D,C	86	ADD A,(HL)	BB	CPE
52	LD D,D	87	ADD A,A	BC	CPH
53	LD D,E	88	ADC A,B	BD	CPL
54	LD D,H	89	ADC A,C	BE	CP (HL)
55	LD D,L	8A	ADC A,D	BF	• •
56	LD D,(HL)	8B	ADC A,E	C0	
57	LD D,A	8C	ADC A,E ADC A,H	C0 C1	RET NZ
58	LD E,B	8D	ADC A,H ADC A,L		POP BC
59	LD E,C	8E		C2nn	JP NZ,nn
5A	LD E,D	8E	ADC A,(HL)	C3nn	JP nn
5B	LD E,E	90		C4nn	CALL NZ,nr
5C	LD E,H	91	SUB B	C5	PUSH BC
5D	LD E,L	92	SUB C	C6n	ADD A,n
5E		93	SUB D	C7	RST 0
5E 5F	LD E,(HL)		SUB E	C8	RET Z
	LD E,A	94	SUB H	C9	RET
60 61	LD H,B	95	SUBL	CAnn	JP Z,nn
61 62	LD H,C	96	SUB (HL)	CB00	RLC B
		97	SUB A	CB01	RLCC
63 64	LD H,E	98	SBC A,B	CB02	RLC D
	LD H,H	99	SBC A,C	CB03	RLC E
65 65	LD H,L	9A	SBC A,D	CB04	RLC H
66 67	LD H,(HL)	9B	SBC A,E	CB05	RLCL
67 20	LD H,A	9C	SBC A,H	CB06	RLC (HL)
68	LD L,B	9D	SBC A,L	CB07	RLC A
69	LD L,C	9E	SBC A,(HL)	CB08	RRC B
6A	LD L,D	9F	SBC A,A	CB09	RRC C
6B	LD L,E	AO	AND B	CB0A	RRC D
6C	LD L,H	A1	AND C	CB0B	RRC E
3D	LD L,L	A2	AND D	CB0C	RRC H
6E	LD L,(HL)	A3	AND E	CB0D	RRCL
ôF	LD L,A	A4	AND H	CB0E	RRC (HL)
70	LD (HL),B	A5	AND L	CB0F	RRC A
71	LD (HL),C	A6	AND (HL)	CB10	RL B
72	LD (HL),D	A7	AND A	CB11	RLC
73	LD (HL),E	A8	XOR B	CB12	RL D
	mory location d = displace	ement			
a (16 bit)	d2=d-2				

NSC800

0
0
õ
Ö
Ō
ÿ

Op Code	Mnemonic	:	Op Code	Mnemonic	Op Code	Mnemonic
CB13	RLE		CB4F	BIT 1,A	 CB83	RES 0,E
CB14	RLH		CB50	BIT 2,B	CB84	RES 0,H
CB15	RLL		CB51	BIT 2,C	CB85	RES 0,L
CB16	RL (HL)		CB52	BIT 2,D	CB86	RES 0,(HL)
CB17	RLA		CB53	BIT 2,E	CB87	RES 0,A
CB18	RR B		CB54	BIT 2,H	CB88	RES 1,B
CB19	RR C		CB55	BIT 2,L	CB89	RES 1,C
CB1A	RR D		CB56	BIT 2,(HL)	CB8A	RES 1,D
CB1B	RR E		CB57	BIT 2,A	CB8B	RES 1,E
CB1C	RR H		CB58	BIT 3,B	CB8C	RES 1,H
CB1D	RRL		CB59	BIT 3,C	CB8D	RES 1,L
CB1E	RR (HL)		CB5A	BIT 3,D	CB8E	RES 1,(HL)
CB1F	RRA		CB5B	BIT 3,E	CB8F	RES 1,A
CB20	SLA B		CB5C	BIT 3,H	CB90	RES 2,B
CB21	SLA C		CB5D	BIT 3,L	CB91	RES 2,C
CB22	SLA D		CB5E	BIT 3,(HL)	CB92	RES 2,D
CB23	SLA E		CB5F	BIT 3,A	CB93	RES 2,E
B24	SLAH		CB60	BIT 4,B	CB93 CB94	RES 2,E
CB25	SLAL		CB60 CB61	BIT 4,B	CB94 CB95	RES 2,H RES 2,L
B26	SLA (HL)		CB61 CB62			
B27	SLA (HL)		CB62 CB63	BIT 4,D	CB96	RES 2,(HL)
B28	SRA B		CB63 CB64	BIT 4,E	CB97	RES 2,A
B29				BIT 4,H	CB98	RES 3,B
	SRAC		CB65	BIT 4,L	CB99	RES 3,C
32A	SRA D		CB66	BIT 4,(HL)	CB9A	RES 3,D
B2B	SRA E		CB67	BIT 4,A	CB9B	RES 3,E
B2C	SRA H		CB68	BIT 5,B	CB9C	RES 3,H
B2D	SRAL		CB69	BIT 5,C	CB9D	RES 3,L
B2E	SRA (HL)		CB6A	BIT 5,D	CB9E	RES 3,(HL)
32F	SRA A		CB6B	BIT 5,E	CB9F	RES 3,A
B38	SRL B		CB6C	BIT 5,H	CBA0	RES 4,B
B39	SRLC		CB6D	BIT 5,L	CBA1	RES 4,C
B3A	SRL D		CB6E	BIT 5,(HL)	CBA2	RES 4,D
B3B	SRLE		CB6F	BIT 5,A	CBA3	RES 4,E
B3C	SRLH		CB70	BIT 6,B	CBA4	RES 4,H
B3D	SRLL		CB71	BIT 6,C	CBA5	RES 4,L
B3E	SRL (HL)		CB72	BIT 6,D	CBA6	RES 4,(HL)
B3F	SRL A		CB73	BIT 6,E	CBA7	RES 4,A
340	BIT 0,B		CB74	BIT 6,H	CBA8	RES 5,B
B41	BIT 0,C		CB75	BIT 6,L	CBA9	RES 5,C
B42	BIT 0,D		CB76	BIT 6,(HL)	CBAA	RES 5,D
B43	BIT 0,E		CB77	BIT 6,A	CBAB	RES 5,E
B44	BIT 0,H		CB78	BIT 7,B	CBAC	RES 5,H
B45	BIT 0,L		CB79	BIT 7,C	CBAD	RES 5,L
B46	BIT 0,(HL)		CB7A	BIT 7,D	CBAE	RES 5,(HL)
B47	BIT 0,A		CB7B	BIT 7,E	CBAF	RES 5,A
B48	BIT 1,B		CB7C	BIT 7,H	CBB0	RES 6,B
B49	BIT 1,C		CB7D	BIT 7,L	CBB1	RES 6,C
B4A	BIT 1,D		CB7E	BIT 7,(HL)	CBB2	RES 6,D
B4B	BIT 1,E		CB7F	BIT 7,A	CBB3	RES 6,E
B4C	BIT 1,H		CB80	RES 0,B	CBB4	RES 6,H
B4D	BIT 1,L		CB81	RES 0,C	CBB5	RES 6,L
B4E	BIT 1,(HL)		CB82	RES 0,D	CBB6	RES 6,(HL)
	mory location	d = displacement			 	
ta (16 bit)		d2=d-2				
a (8-bit)						

Op Code	Mnemonic	Op Code	Mnemonic	Op Code	Mnemonic
CBB7	RES 6,A	CBEC	SET 5,H	DD66d	LD H,(IX + d)
CBB8	RES 7,B	CBED	SET 5,L	DD6Ed	LDL,(IX+d)
CBB9	RES 7,C	CBEE	SET 5,(HL)	DD70d	LD (IX + d),B
CBBA	RES 7,D	CBEF	SET 5,A	DD71d	LD (IX + d),C
CBBB	RES 7,E	CBF0	SET 6,B	DD72d	LD (IX + d),D
CBBC	RES 7,H	CBF1	SET 6,C	DD73d	LD(IX+d),E
CBBD	RES 7,L	CBF2	SET 6,D	DD74d	LD (IX + d),H
CBBE	RE\$ 7,(HL)	CBF3	SET 6,E	DD75d	LD (IX + d),L
CBBF	RES 7,A	CBF4	SET 6,H	DD77d	LD (IX + d),A
CBC0	SET 0,B	CBF5	SET 6,L	DD7Ed	LD A, (IX + d)
CBC1	SET 0,C	CBF6	SET 6,(HL)	DD86d	ADD A,(IX + d)
CBC2	SET 0,D	CBF7	SET 6,A	DD8Ed	ADC A, (IX + d)
CBC3	SET 0,E	CBF8	SET 7,B	DD96d	SUB (IX+d)
CBC4	SET 0,H	CBF9	SET 7,C	DD9Ed	SBC A,(IX+d)
CBC5	SET 0,L	CBFA	SET 7,D	DDA6d	AND (IX+d)
CBC6	SET 0,(HL)	CBFB	SET 7,E	DDAEd	XOR (IX+d)
CBC7	SET 0,A	CBFC	SET 7,H	DDB6d	OR (IX + d)
CBC8	SET 1,B	CBFD	SET 7,L	DDBEd	CP (IX + d)
CBC9	SET 1,C	CBFE	SET 7,(HL)	DDCBd06	RLC (IX + d)
CBCA	SET 1,D	CBFF	SET 7,A	DDCBd0E	RRC (IX + d)
CBCB	SET 1,E	CCnn	CALL Z,nn	DDCBd16	RL (IX + d)
CBCC	SET 1,H	CDnn	CALL nn	DDCBd1E	RR (IX + d)
CBCD	SET 1,L	CEn	ADC A,n	DDCBd26	SLA (IX+d)
CBCE	SET 1,(HL)	CF	RST 8	DDCBd2E	SRA (IX + d)
CBCF	SET 1,A	D0	RET NC	DDCBd3E	SRL (IX+d)
CBD0	SET 2,B	D1	POP DE	DDCBd46	BIT 0,(IX + d)
CBD1	SET 2,C	D2nn	JP NC,nn	DDCBd4E	BIT 1,(IX+d)
CBD2	SET 2,D	D3n	OUT (n),A	DDCBd56	BIT 2,(IX + d)
CBD3	SET 2,E	D4nn	CALL NC,nn	DDCBd5E	BIT 3,(IX + d)
CBD4	SET 2,H	D5	PUSH DE	DDCBd66	BIT 4,(IX+d)
CBD5	SET 2,L	D6n	SUB n	DDCBd6E	BIT 5,(IX + d)
CBD6	SET 2,(HL)	D7	RST 10H	DDCBd76	BIT 6,(IX + d)
CBD7	SET 2,A	D8	RETC	DDCBd7E	BIT 7,(IX + d)
CBD8	SET 3,B	D9	EXX	DDCBd86	RES 0,(IX + d)
CBD9	SET 3,C	DAnn	JP,C,nn	DDCBd8E	RES 1,(IX + d)
CBDA	SET 3,D	DBn	IN A,(n)	DDCBd96	RES 2,(IX + d)
CBDB	SET 3,E	DCnn	CALL C,nn	DDCBd9E	RES 3,(IX + d)
CBDC	SET 3,H	DD09	ADD IX,BC	DDCBdA6	RES 4,(IX + d)
CBDD CBDE	SET 3,L	DD19	ADD IX,DE	DDCBdAE	RES 5,(IX + d)
CBDF	SET 3,(HL)	DD21nn	LD IX,nn	DDCBdB6	RES 6,(IX + d)
CBE0	SET 3,A SET 4,B	DD22nn	LD (nn),IX	DDCBdBE	RES 7,(IX + d)
CBE1	SET 4,C	DD23 DD29	INC IX ADD IX,IX	DDCBdC6	SET 0,(IX + d)
BE2	SET 4,0	DD29 DD2Ann		DDCBdCE DDCBdD6	SET 1,(IX + d)
CBE3	SET 4,E	DD2B	LD IX,(nn) DEC IX		SET 2,(IX + d)
BE4	SET 4,H	DD34d	INC (IX + d)	DDCBdDE DDCBdE6	SET 3,(IX + d)
CBE5	SET 4,L	DD35d	DEC $(IX + d)$	DDCBdEE	SET 4,(IX + d) SET 5,(IX + d)
CBE6	SET 4,(HL)	DD36dn	LD (IX + d),n	DDCBdF6	SET 6,(IX + d)
CBE7	SET 4,A	DD39	ADD IX,SP	DDCBdFE	
CBE8	SET 5,B	DD39 DD46d	LD B, $(IX + d)$	DDCBGFE DDE1	SET 7,(IX + d) POP IX
CBE9	SET 5,C	DD46d DD4Ed	LD C,(IX + d)		
CBEA	SET 5,D	DD4Ed DD56d	LD D,(IX+d)	DDE3	EX (SP),IX PUSH IX
CBEB	SET 5,E	DD56d DD5Ed	LD E,(IX+d)	DDE5 DDE9	
				DDE9	JP (IX)
ata (16 bit)		lisplacement d – 2			

NSC800

p Code	Mnemonic		Op Code	Mnemonic	Op Code	Mnemonic
DF9	LD SP,IX		ED7Bnn	LD SP,(nn)	FD73d	LD (IY + d),E
En	SCB A,n		EDA0	LDI	FD74d	LD(IY + d),H
F	RST 18H		EDA1	CPI	FD75d	LD(IY + d),L
0	RET PO		EDA2	INI	FD77d	LD(IY+d),A
1	POP HL		EDA3	OUTI	FD7Ed	LD A, (IY + d)
2nn	JP PO,nn		EDA8	LDD	FD86d	ADD A, $(IY + d)$
3	EX (SP),HL		EDA9	CPD	FD8Ed	ADC A, $(IY + d)$
4nn	CALL PO,nn		EDAA	IND	FD96d	SUB (IY + d)
5	PUSH HL		EDAB	OUTD	FD9Ed	SBC A,(IY + d)
6n	AND n		EDB0	LDIR	FDA6d	AND $(IY+d)$
7	RST 20H		EDB0	CPIR	FDAG	XOR $(IY + d)$
, 8	RET PE		EDB1	INIR	FDAEd FDB6d	
9						OR $(IY + d)$
	JP (HL)		EDB3	OTIR	FDBEd	CP (IY + d)
Ann	JP PE,nn		EDB8	LDDR	FDE1	POP IY
B	EX DE,HL		EDB9	CPDR	FDE3	EX (SP), IY
Cnn	CALL PE,nn		EDBA		FDE5	PUSHIY
D40	IN B,(C)		ED8B	OTDR	FDE9	JP (IY)
D41	OUT (C),B		EEn	XOR n	FDF9	LD SP,IY
D42	SBC HL,BC		EF	RST 28H	FDCBd06	· · ·
D43nn	LD (nn),BC		F0	RET P	FDCBd0E	• •
D44	NEG		F1	POP AF	FDCBd16	
D45	RETN		F2nn	JP P,nn	FDCBd1E	
D46	IM 0		F3	DI	FDCBd26	• •
D47	LD I,A		F4nn	CALL P,nn	FDCBd2E	
D48	IN C,(C)		F5	PUSH AF	FDCBd3E	
D49	OUT (C),C		F6n	ORn	FDCBd46	BIT 0,(IY + d)
D4A	ADC HL,BC		F7	RST 30H	FDCBd4E	BIT 1,(IY+d)
D4Bnn	LD BC,(nn)		F8	RET M	FDCBd56	5 BIT 2,(IY + d)
D4D	RETI		F9	LD SP,HL	FDCBd5E	BIT 3,(IY + d)
D50	IN D,(C)		FAnn	JP M,nn	FDCBd66	BIT 4,(IY+d)
D51	OUT (C),D		FB	EI	FDCBd68	E BIT 5,(IY + d)
D52	SBC HL,DE		FCnn	CALL M,nn	FDCBd76	BIT 6,(IY + d)
D53nn	LD (nn),DE		FD09	ADD IY,BC	FDCBd7E	E BIT 7,(IY+d)
D56	IM 1		FD19	ADD IY,DE	FDCBd86	i RES 0,(IY + d)
D57	LD A,I		FD21nn	LD IY,nn	FDCBd8E	E RES 1,(IY+d)
D58	IN E,(C)		FD22nn	LD (nn),IY	FDCBd96	RES 2,(IY + d)
D59	OUT (C), E		FD23	INC IY	FDCBd9E	E RES 3,(IY+d)
D5A	ADC HL, DE		FD29	ADD IY,IY	FDCBdA	6 RES 4,(IY+d)
D5Bnn	LD DE,(nn)		FD2Ann	LD IY,(nn)	FDCBdA	
D5E	IM 2		FD2B	DECIY	FDCBdB	
D60	IN H,(C)		FD34d	INC(IY+d)	FDCBdBl	
D61	OUT (C),H		FD35d	DEC (IY + d)	FDCBdC	
D62	SBC HL,HL		FD36dn	LD (IY + d),n	FDCBdCl	
D67	RRD		FD39	ADD IY,SP	FDCBdD	
D68	IN L,(C)		FD46d	LD B, (IY + d)	FDCBdD	
D69	OUT (C),L		FD4Ed	LDC, (IY+d)	FDCBdE	
D6A	ADC HL,HL		FD56d	LD D,(IY+d)	FDCBdE	~ /
D6F	RLD		FD5Ed	LD E,(IY+d)	FDCBdF	
D72	SBC HL,SP		FD66d	LD H, $(IY + d)$	FDCBdFI	
D73nn	LD (nn),SP		FD6Ed	LD L, (IY + d)	FEn	CP n
D78	IN A,(C)		FD70d	LD (IY + d),B	FF	RST 38H
D79	OUT (C),A		FD71d	LD (IY + d),C		
D7A	ADC HL,SP		FD72d	LD (IY + d),C		
	emory location	d = displacement			-	
ata (16 bit)	ioniory location	d = d splacement d2 = d - 2				
a (8-bit)						

13.0 Data Acquisition System

A natural application for the NSC800 is one that requires remote operation. Since power consumption is low if the system consists of only CMOS components, the entire package can conceivably operate from only a battery power source. In the application described herein, the only source of power will be from a battery pack composed of a stacked array of NiCad batteries (see *Figure 20*).


The application is that of a remote data acquisition system. Extensive use is made of some of the other LSI CMOS components manufactured by National: notably the ADC0816 and MM58167. The ADC0816 is a 16-channel analog-todigital converter which operates from a 5V source. The MM58167 is a microprocessor-compatible real-time clock (RTC). The schematic for this system is shown in Figure 20. All the necessary features of the system are contained in six integrated circuits: NSC800, NSC810A, NSC831, HN6136P, ADC0816, and MM58167. Some other small scale integration CMOS components are used for normal interface requirements. To reduce component count, linear selection techniques are used to generate chip selects for the NSC810A and NSC831. Included also is a current loop communication link to enable the remote system to transfer data collected to a host system.

In order to keep component count low and maximize effectiveness, many of the features of the NSC800 family have been utilized. The RAM section of the NSC810A is used as a data buffer to store intermediate measurements and as scratch pad memory for calculations. Both timers contained in the NSC810A are used to produce the clocks required by the A/D converter and the RTC. The Power-Save feature of the NSC800 makes it possible to reduce system power consumption when it is not necessary to collect any data. One of the analog input channels of the A/D is connected to the battery pack to enable the CPU to monitor its own voltage supply and notify the host that a battery change is needed. In operation, the NSC800 makes readings on various input conditions through the ADC0816. The type of devices connected to the A/D input depends on the nature of the remote environment. For example, the duties of the remote system might be to monitor temperature variations in a large building. In this case, the analog inputs would be connected to temperature transducers. If the system is situated in a process control environment, it might be monitoring fluid flow, temperatures, fluid levels, etc. In either case, operation would be necessary even if a power failure occurred, thus the need for battery operation or at least battery backup. At some fixed times or at some particular time durations, the system takes readings by selecting one of the analog input channels, commands the A/D to perform a conversion, reads the data, and then formats it for transmission; or, the system checks the readings against set points and transmits a warning if the set points are exceeded. With the addition of the RTC, the host need not command the remote system to take these readings each time it is necessary. The NSC800 could simply set up the RTC to interrupt it at a previously defined time and when the interrupt occurs, make the readings. The resultant values could be stored in the NSC810A for later correlation. In the example of temperature monitoring in a building, it might be desired to know the high and low temperatures for a 12-hour period. After compiling the information, the system could dump the data to the host over the communications link. Note from the schematic that the current for the communication link is supplied by the host to remove the constant current drain from the battery supply.

The required clocks for the two peripheral devices are generated by the two timers in the NSC810A. Through the use of various divisors, the master clock generated by the NSC800 is divided down to produce the clocks. Four examples are shown in the table following *Figure 20*.

All the crystal frequencies are standard frequencies. The various divisors listed are selected to produce, from the master clock frequency of the NSC800, an exact 32,768 Hz clock for the MM58167 and a clock within the operating range of the A/D converter.

The MM58167 is a programmable real-time clock that is microprocessor compatible. Its data format is BCD. It allows the system to program its interrupt register to produce an interrupt output either on a time of day match (which includes the day of the week, the date and month) and/or every month, week, day, hour, minute, second, or tenth of a second. With this capability added to the system, precise time of day measurements are possible without having the CPU do timekeeping. The interrupt output can be connected, through the use of one port bit of the NSC810A, to put the CPU in the power-save mode and reenable it at a preset time. The interrupt output is also connected to one of the hardware restart inputs (RSTB) to enable time duration measurements. This power-down mode of operation would not be possible if the NSC800 had the duties of timekeepi



13.0 Data Acquisition System (Continued)

ing. When in the power-save mode, the system power requirements are decreased by about 50%, thus extending battery life.

Communication with the peripheral devices (MM58167 and ADC0816) is accomplished through the I/O ports of the NSC810A and NSC831. The peripheral devices are not connected to the bus of the NSC800 as they are not directly compatible with a multiplexed bus structure. Therefore, additional components would be required to place them on the microprocessor bus. Writing data into the MM58167 is performed by first putting the desired data on Port A, followed by selecting the address of the internal register and applying the chip select through the use of Port B. A bit set and clear operation is performed to emulate a pulse on the bit of Port B connected to the WR input of the MM58167. For a read operation, the same sequence of operations is performed except that Port A is set for the input mode of operation and the RD line is pulsed. Similar techniques are used to read converted data from the A/D converter. When a conversion is desired, the CPU selects a channel and commands the ADC0816 to start a conversion. When the conversion is complete, the converter will produce an End-of-Conversion

signal which is connected to the $\overline{\mbox{RSTA}}$ interrupt input of the NSC800.

When operating, the system shown consumes about 125 mw. When in the power-save mode, power consumption is decreased to about 70 mw. If, as is likely, the system is in the power-save mode most of the time, battery life can be quite long depending on the amp-hour rating of the batteries incorporated into the system. For example, if the battery pack is rated at 5 amp-hours, the system should be able to operate for about 400-500 hours before a battery charge or change is required.

As shown in the schematic (refer to *Figure 20*), analog input IN0 is connected to the battery source. In this way, the CPU can monitor its own power source and notify the host that it needs a battery replacement or charge. Since the battery source shown is a stacked array of 7 NiCads producing 8.4V, the converter input is connected in the middle so that it can take a reading on two or three of the cells. Since NiCad batteries have a relatively constant voltage output until very nearly discharged, the CPU can sense that the "knee" of the discharge curve has been reached and notify the host.

Typical Timer Output Frequencies

Crystal Frequency	CPU Clock Output	Timer 0 Output	Timer 1 Output
2.097152 MHz	1.048576 MHz	262.144 kHz divisor = 4	32.768 kHz divisor = 8
3.276800 MHz	1.638400 MHz	327.680 kHz divisor = 5	32.768 kHz divisor = 10
4.194304 MHz	2.097152 MHz	262.144 kHz divisor = 8	32.768 kHz divisor = 8
4.915200 MHz	2.457600 MHz	491.520 kHz divisor = 5	32.768 kHz divisor = 15


7

NSC800

14.0 NSC800M/883B MIL-STD-833 **Class C Screening**

National Semiconductor offers the NSC800D and NSC800E with full class B screening per MIL-STD-883 for Military/ Aerospace programs requiring high reliability. In addition, this screening is available for all of the key NSC800 peripheral devices.

Electrical testing is performed in accordance with RESTS800X, which tests or guarantees all of the electrical performance characteristics of the NSC800 data sheet. A copy of the current revision of RETS800X is available upon request.



15.0 Burn-In Circuits

