

PART NUMBER

5496BEA-ROCV

Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All re-creations are done with the approval of the Original Component Manufacturer. (OCM)

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceeds the OCM data sheet.

Quality Overview

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-38535
 - Class Q Military
 - Class V Space Level

Qualified Suppliers List of Distributors (QSLD)

- Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OCM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.

MIL-M-38510/9E
8 February 2005
SUPERSEDING
MIL-M-38510/9D
4 June 1980
MIL-M-0038510/9B
15 October 1973

MILITARY SPECIFICATION

MICROCIRCUITS, DIGITAL, BIPOLAR TTL, SHIFT REGISTERS, MONOLITHIC SILICON

Inactive for new design after 7 September 1995.

This specification is approved for use by all Departments and Agencies of the Department of Defense.

The requirements for acquiring the product herein shall consist of this specification sheet and MIL-PRF 38535

1. SCOPE

1.1 Scope. This specification covers the detail requirements for monolithic silicon, TTL, shift register microcircuits. Two product assurance classes and a choice of case outlines and lead finishes are provided for each type and are reflected in the complete part number. For this product, the requirements of MIL-M-38510 have been superseded by MIL-PRF-38535, (see 6.4).

1.2 Part or Identifying Number (PIN). The PIN is in accordance with MIL-PRF-38535 and as specified herein.

1.2.1 Device types. The device types are as follows:

<u>Device type</u>	<u>Circuit</u>
01	4 bit right shift, left shift register
02	5 bit shift register
03	8 bit parallel out serial shift register
04	8 bit parallel load shift register
05	4 bit bidirectional shift register
06	4 bit parallel access shift register

1.2.2 Device class. The device class is the product assurance level as defined in MIL-PRF-38535.

1.2.3 Case outlines. The case outlines are as designated in MIL-STD-1835 and as follows:

<u>Outline letter</u>	<u>Descriptive designator</u>	<u>Terminals</u>	<u>Package style</u>
A	GDFP5-F14 or CDFP6-F14	14	Flat pack
B	GDFP4-14	14	Flat pack
C	GDIP1-T14 or CDIP2-T14	14	Dual-in-line
D	GDFP1-F14 or CDFP2-F14	14	Flat pack
E	GDIP1-T16 or CDIP2-T16	16	Dual-in-line
F	GDFP2-F16 or CDFP3-F16	16	Flat-pack

Comments, suggestions, or questions on this document should be addressed to: Commander, Defense Supply Center Columbus, ATTN: DSCC-VAS, P. O. Box 3990, Columbus, OH 43218-3990, or emailed to bipolar@dsc.dla.mil. Since contact information can change, you may want to verify the currency of this address information using the ASSIST Online database at <http://assist.daps.dla.mil>.

1.3 Absolute maximum ratings.

Supply voltage range (V _{CC})	-0.5 V dc to +7.0 V dc
Input voltage range	-1.5 V dc at -12 mA to +5.5 V dc
Storage temperature range	-65°C to +150°C
Maximum power dissipation per register, P _D <u>1/</u>	
Device type 01	422 mW dc
Device type 02	400 mW dc
Device type 03	322 mW dc
Device type 04	372 mW dc
Device type 05	360 mW dc
Device type 06	372 mW dc
Lead temperature (soldering 10 seconds)	300°C
Thermal resistance, junction-to-case (θ _{JC})	(See MIL-STD-1835)
Junction temperature (T _J) <u>2/</u>	175°C

1.4 Recommended operating conditions.

Supply voltage (V _{CC})	4.5 V dc minimum to 5.5 V dc maximum
Minimum high level input voltage	2.0 V dc
Maximum low level input voltage	0.8 V dc
Case operating temperature range (T _C)	-55°C to 125°C
Fan out	
Device types 01, 02, 04, 05, and 06	
High logic level	20
Low logic level	10
Device type 03	
High logic level	10
Low logic level	5
Device type 01	
Low level setup time at mode control	
with respect to clock 1 input	35 ns minimum
High level setup time at mode control	
with respect to clock 2 input	35 ns minimum
Low level setup time at mode control	
with respect to clock 2 input	10 ns minimum
High level setup time at mode control	
with respect to clock 1 input	10 ns minimum
Width of clock pulse	20 ns minimum
Setup time required at serial A, B, C, D inputs	20 ns minimum
Hold time required at serial A, B, C, D inputs	5 ns minimum
Device type 02	
Minimum clock pulse width	35 ns maximum
Minimum clear pulse width	30 ns maximum
Minimum preset pulse width	30 ns maximum
Serial input setup time	30 ns minimum
Serial input hold time	0 ns minimum
Device type 03	
Minimum clock pulse width	30 ns maximum
Minimum clear pulse width	50 ns maximum
Serial setup time	15 ns minimum
Serial hold time	10 ns maximum

1/ Must withstand the added P_D due to short circuit condition (e.g. I_{OS}) at one output for 5 seconds duration.2/ Maximum junction temperature should not be exceeded except in accordance with allowable short duration burn-in screening condition in accordance with MIL-PRF-38535.

Device type 04

Width of clock input pulse	20 ns minimum
Width of load input pulse	25 ns minimum
Clock enable setup time	30 ns minimum
Parallel input setup time	10 ns minimum
Serial input setup time	35 ns minimum
Shift setup time	45 ns minimum
Hold time at serial input	0 ns maximum
Hold time at parallel input	25 ns maximum

Device type 05

Width of clock input pulse	20 ns minimum
Width of clear input pulse	20 ns minimum
Data input setup time	20 ns minimum
Clear input setup time	25 ns minimum
Hold time at any input	7 ns minimum
Mode control setup time	30 ns minimum

Device type 06

Width of clock input pulse	16 ns minimum
Width of clear input pulse	12 ns minimum
Shift load input setup time	32 ns minimum
Data input setup time	25 ns minimum
Clear input setup time	25 ns minimum
Shift load release time	10 ns maximum
Data hold time	0 ns minimum

2.0 APPLICABLE DOCUMENT

2.1 General. The documents listed in this section are specified in sections 3, 4, or 5 of this specification. This section does not include documents cited in other sections of this specification or recommended for additional information or as examples. While every effort has been made to ensure the completeness of this list, document users are cautioned that they must meet all specified requirements of documents cited in sections 3, 4, or 5 of this specification, whether or not they are listed.

2.2 Government documents.

2.2.1 Specifications and standards. The following specifications and standards form a part of this specification to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATIONS

MIL-PRF-38535 - Integrated Circuits (Microcircuits) Manufacturing, General Specification for.

DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883 - Test Method Standard for Microelectronics.
 MIL-STD-1835 - Interface Standard Electronic Component Case Outlines

(Copies of these documents are available online at <http://assist.daps.dla.mil/quicksearch/> or <http://assist.daps.dla.mil> or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.3 Order of precedence. In the event of a conflict between the text of this specification and the references cited herein, the text of this document takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

3.1 Qualification. Microcircuits furnished under this specification shall be products that are manufactured by a manufacturer authorized by the qualifying activity for listing on the applicable qualified manufacturers list before contract award (see 4.3 and 6.3).

3.2 Item requirements. The individual item requirements shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein.

3.3 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein.

3.3.1 Terminal connections. The terminal connections shall be as specified on figure 1.

3.3.2 Truth tables and timing diagrams. The truth tables and timing diagrams shall be as specified on figure 2.

3.3.3 Logic diagrams. The logic diagrams shall be as specified on figure 3.

3.3.4 Schematic circuit. The schematic circuit shall be maintained by the manufacturer and made available to the qualifying activity and the preparing activity upon request.

3.3.5 Case outlines. Case outlines shall be as specified in 1.2.3.

3.4 Lead material and finish. Lead material and finish shall be in accordance with MIL-PRF-38535 (see 6.6).

3.5 Electrical performance characteristics. The electrical performance characteristics are as specified in table 1 and apply over the full recommended case operating temperature range, unless otherwise specified.

3.6 Electrical test requirements. The electrical test requirements for each device class shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table III.

3.7 Marking. Marking shall be in accordance with MIL-PRF-38535.

3.8 Microcircuit group assignment. The devices covered by this specification shall be in microcircuit group number 5 (see MIL-PRF-38535, appendix A).

4. VERIFICATION

4.1 Sampling and inspection. Sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not effect the form, fit, or function as described herein.

4.2 Screening. Screening shall be in accordance with MIL-PRF-38535 and shall be conducted on all devices prior to qualification and conformance inspection. The following additional criteria shall apply:

- a. The burn-in test duration, test condition, and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document control by the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015 of MIL-STD-883.
- b. Interim and final electrical test parameters shall be as specified in table II, except interim electrical parameters test prior to burn-in is optional at the discretion of the manufacturer.
- c. Additional screening for space level product shall be as specified in MIL-PRF-38535.

TABLE I. Electrical performance characteristics.

Test	Symbol	Conditions $-55^{\circ}\text{C} \leq T_C \leq +125^{\circ}\text{C}$ unless otherwise specified	Device type	Limits		
				Min	Max	Unit
High-level output voltage	V_{OH}	$V_{CC} = 4.5 \text{ V}$, $V_{IN} = 2.0 \text{ V}$, $I_{OH} = -400 \mu\text{A}$	02, 03	2.4		V
		$V_{CC} = 4.5 \text{ V}$, $V_{IN} = 2.0 \text{ V}$, $I_{OH} = -800 \mu\text{A}$	01, 04 05, 06	2.4		V
Low-level output voltage	V_{OL}	$V_{CC} = 4.5 \text{ V}$, $I_{OL} = 16 \text{ mA}$, $V_{IN} = 0.8 \text{ V}$	01, 02, 04 05, 06		0.4	V
		$V_{CC} = 4.5 \text{ V}$, $V_{IN} = 0.8 \text{ V}$, $I_{OL} = 8 \text{ mA}$	03		0.4	V
High level input voltage	V_{IH}	$V_{CC} = 4.5 \text{ V}$	All	2.0		V
Low level input voltage	V_{IL}	$V_{CC} = 4.5 \text{ V}$	All		0.8	V
Input clamp voltage	V_{IC}	$V_{CC} = 4.5 \text{ V}$, $I_{IN} = -12 \text{ mA}$, $T_C = 25^{\circ}\text{C}$	All		-1.5	V
High level input current at any input except mode control	I_{IH1}	$V_{CC} = 5.5 \text{ V}$, $V_{IN} = 2.4 \text{ V}$	01		40	μA
	I_{IH2}	$V_{CC} = 5.5 \text{ V}$, $V_{IN} = 5.5 \text{ V}$	01		100	μA
High level input current at mode control	I_{IH3}	$V_{CC} = 5.5 \text{ V}$, $V_{IN} = 2.4 \text{ V}$	01		80	μA
	I_{IH4}	$V_{CC} = 5.5 \text{ V}$, $V_{IN} = 5.5 \text{ V}$	01		200	μA
High level input current at any input except preset	I_{IH1}	$V_{CC} = 5.5 \text{ V}$, $V_{IN} = 2.4 \text{ V}$	02		40	μA
	I_{IH2}	$V_{CC} = 5.5 \text{ V}$, $V_{IN} = 5.5 \text{ V}$	02		100	μA
High level input current at preset	I_{IH3}	$V_{CC} = 5.5 \text{ V}$, $V_{IN} = 2.4 \text{ V}$	02		200	μA
	I_{IH4}	$V_{CC} = 5.5 \text{ V}$, $V_{IN} = 5.5 \text{ V}$	02		500	μA
High level input current at any input except clear	I_{IH1}	$V_{CC} = 5.5 \text{ V}$, $V_{IN} = 2.4 \text{ V}$	03		40	μA
	I_{IH2}	$V_{CC} = 5.5 \text{ V}$, $V_{IN} = 5.5 \text{ V}$	03		100	μA
High level input current at clear	I_{IH3}	$V_{CC} = 5.5 \text{ V}$, $V_{IN} = 2.4 \text{ V}$	03		80	μA
	I_{IH4}	$V_{CC} = 5.5 \text{ V}$, $V_{IN} = 5.5 \text{ V}$	03		200	μA
High level input current other than load input	I_{IH1}	$V_{CC} = 5.5 \text{ V}$, $V_{IN} = 2.4 \text{ V}$	04		40	μA
	I_{IH2}	$V_{CC} = 5.5 \text{ V}$, $V_{IN} = 5.5 \text{ V}$	04		100	μA
High level input current load input	I_{IH3}	$V_{CC} = 5.5 \text{ V}$, $V_{IN} = 2.4 \text{ V}$	04		120	μA
	I_{IH4}	$V_{CC} = 5.5 \text{ V}$, $V_{IN} = 5.5 \text{ V}$	04		300	μA
High level input current	I_{IH1}	$V_{CC} = 5.5 \text{ V}$, $V_{IN} = 2.4 \text{ V}$	05, 06		40	μA
	I_{IH2}	$V_{CC} = 5.5 \text{ V}$, $V_{IN} = 5.5 \text{ V}$	05, 06		100	μA
Low level input current at any input except mode control	I_{IL1}	$V_{CC} = 5.5 \text{ V}$, $V_{IN} = 0.4 \text{ V}$	01	-0.4	-1.6	mA

See footnotes at end of table.

TABLE I. Electrical performance characteristics - Continued.

Test	Symbol	Conditions $-55^{\circ}\text{C} \leq T_{\text{C}} \leq +125^{\circ}\text{C}$ unless otherwise specified	Device type	Limits		
Low level input current at mode control	I_{IL2}	$V_{CC} = 5.5 \text{ V}$, $V_{IN} = 0.4 \text{ V}$	01	-0.8	-3.2	mA
Low level input current at any input except preset	I_{IL1}	$V_{CC} = 5.5 \text{ V}$, $V_{IN} = 0.4 \text{ V}$	02	-0.7	-1.6	mA
Low level input current at preset	I_{IL2}	$V_{CC} = 5.5 \text{ V}$, $V_{IN} = 0.4 \text{ V}$	02	-3.0	-8.0	mA
Low level input current at any input except clear	I_{IL1}	$V_{CC} = 5.5 \text{ V}$, $V_{IN} = 0.4 \text{ V}$	03	-0.4	-1.6	mA
Low level input current at clear	I_{IL2}	$V_{CC} = 5.5 \text{ V}$, $V_{IN} = 0.4 \text{ V}$	03	-0.7	-2.6	mA
Low level input current load input	I_{IL1}	$V_{CC} = 5.5 \text{ V}$, $V_{IN} = 0.4 \text{ V}$	04	-1.2	-3.9	mA
Low level input current other than clock and load input	I_{IL2}	$V_{CC} = 5.5 \text{ V}$, $V_{IN} = 0.4 \text{ V}$	04	-0.4	-1.3	mA
Low level input current clock input	I_{IL3}	$V_{CC} = 5.5 \text{ V}$, $V_{IN} = 0.4 \text{ V}$	04	-0.4	-1.6	mA
Low level input current other than S0, S1 and clock input	I_{IL1}	$V_{CC} = 5.5 \text{ V}$, $V_{IN} = 0.4 \text{ V}$	05	-0.4	-1.3	mA
Low level input current S0 and S1 input	I_{IL2}	$V_{CC} = 5.5 \text{ V}$, $V_{IN} = 0.4 \text{ V}$	05	-0.4	-1.6	mA
Low level input current clock input	I_{IL3}	$V_{CC} = 5.5 \text{ V}$, $V_{IN} = 0.4 \text{ V}$	05	-0.7	-1.6	mA
Low level input current at clear input	I_{IL1}	$V_{CC} = 5.5 \text{ V}$, $V_{IN} = 0.4 \text{ V}$	06	-0.4	-1.3	mA
Low level input current other than clear and clock inputs	I_{IL2}	$V_{CC} = 5.5 \text{ V}$, $V_{IN} = 0.4 \text{ V}$	06	-0.4	-1.6	mA
Low level input current at clock input	I_{IL3}	$V_{CC} = 5.5 \text{ V}$, $V_{IN} = 0.4 \text{ V}$	06	-0.7	-1.6	mA
Short-circuit output current	I_{OS}	$V_{CC} = 5.5 \text{ V}$ ^{1/}	01	-18	-57	mA
			02, 05, 06	-20	-57	
			03	-10	-27.5	
			04	-20	-55	

See footnotes at end of table.

TABLE I. Electrical performance characteristics - Continued.

Test	Symbol	Conditions $-55^{\circ}\text{C} \leq T_{\text{C}} \leq +125^{\circ}\text{C}$ unless otherwise specified	Device type	Limits		
Supply current	I_{CC}	$V_{\text{CC}} = 5.5 \text{ V}$ <u>2/</u>	01		72	mA
			02		68	
			04, 05, 06		63	
Supply current	$I_{\text{CC}1}$	$V_{\text{CC}} = 5.5 \text{ V}$, $V_{\text{IN}(\text{CLOCK})} = 0.4 \text{ V}$ <u>2/</u>	03		44	mA
	$I_{\text{CC}2}$	$V_{\text{CC}} = 5.5 \text{ V}$, $V_{\text{IN}(\text{CLOCK})} = 2.4 \text{ V}$ <u>2/</u>	03		54	mA
Maximum shift frequency	f_{MAX}	$V_{\text{CC}} = 5.0 \text{ V}$, $C_{\text{L}} = 50 \text{ pF} \pm 10\%$ $R_{\text{L}} = 400 \Omega \pm 5\%$ (See figure 4)	01	16		MHz
Propagation delay time, low to high level from clock 1 or clock 2 to outputs	t_{PLH}	10		42	ns	
Propagation delay time, high to low level from clock 1 or clock 2 to outputs	t_{PHL}	10		49	ns	
Maximum clock frequency	f_{MAX}	$V_{\text{CC}} = 5.0 \text{ V}$, $C_{\text{L}} = 50 \text{ pF} \pm 10\%$ $R_{\text{L}} = 400 \Omega \pm 5\%$ (See figure 5)	02	7		MHz
Propagation delay time, low to high level from clock to output	t_{PLH1}	8		56	ns	
Propagation delay time, high to low level from clock to output	t_{PHL1}	8		56	ns	
Propagation delay time, low to high level from preset to output	t_{PLH2}	8		59	ns	
Propagation delay time, high to low level from clear to output	t_{PHL3}	8		77	ns	
Maximum clock frequency	f_{MAX}	$V_{\text{CC}} = 5.0 \text{ V}$, $C_{\text{L}} = 50 \text{ pF} \pm 10\%$ $R_{\text{L}} = 800 \Omega \pm 5\%$ (See figure 6)	03	18		MHz
Propagation delay time, high to low level, clear input to Q outputs	t_{PHL1}	12		63	ns	
Propagation delay time, high to low level, clock input to Q outputs	t_{PHL2}	10		52	ns	
Propagation delay time, low to high level, clock input to Q outputs	t_{PLH2}	10		42	ns	

See footnotes at end of table.

TABLE I. Electrical performance characteristics - Continued.

Test	Symbol	Conditions $-55^{\circ}\text{C} \leq T_{\text{C}} \leq +125^{\circ}\text{C}$ unless otherwise specified	Device type	Limits		
Maximum clock frequency	f_{MAX}	$V_{\text{CC}} = 5.0 \text{ V}$, $C_{\text{L}} = 50 \text{ pF} \pm 10\%$ $R_{\text{L}} = 400 \Omega \pm 5\%$ (See figure 7)	04	14		MHz
Propagation delay time, low to high level, load input to any output	t_{PLH1}			10	40	ns
Propagation delay time, high to low level, load input to any output	t_{PHL1}			11	60	ns
Propagation delay time, low to high level, clock input to any output	t_{PLH2}			6	37	ns
Propagation delay time, high to low level, clock input to any output	t_{PHL2}			10	47	ns
Propagation delay time, low to high level, H input to Q_{H} output	t_{PLH3}			5	27	ns
Propagation delay time, high to low level, H input to Q_{H} output	t_{PHL3}			11	54	ns
Propagation delay time, low to high level, H input to \bar{Q}_{H} output	t_{PLH4}			10	41	ns
Propagation delay time, high to low level, H input to \bar{Q}_{H} output	t_{PHL4}			10	41	ns
Maximum clock frequency	f_{MAX}	$V_{\text{CC}} = 5.0 \text{ V}$, $C_{\text{L}} = 50 \text{ pF} \pm 10\%$ $R_{\text{L}} = 400 \Omega \pm 5\%$ (See figure 8)	05	18		MHz
Propagation delay time, high to low level, output from clear	t_{PHL1}			7	48	ns
Propagation delay time, low to high level output from clock	t_{PLH2}			7	36	ns
Propagation delay time, high to low level output from clock	t_{PHL2}			7	44	ns

See footnotes at end of table.

TABLE I. Electrical performance characteristics - Continued.

Test	Symbol	Conditions $-55^{\circ}\text{C} \leq T_{\text{C}} \leq +125^{\circ}\text{C}$ unless otherwise specified	Device type	Limits		
Maximum clock frequency	f_{MAX}	$V_{\text{CC}} = 5.0 \text{ V}$, $C_{\text{L}} = 50 \text{ pF} \pm 10\%$ $R_{\text{L}} = 400 \Omega \pm 5\%$ (See figure 9)	06	24		MHz
Propagation delay time, high to low level output from clear	t_{PHL1}			7	34	ns
Propagation delay time, high to low level output from clock	t_{PLH2}			7	28	ns
Propagation delay time, low to high level output from clock	t_{PHL2}			7	34	ns

1/ Not more than one output should be shorted at a time.

2/ Device type:

- 01 - With the outputs open, mode control at 4.5 V, clock pulse applied to both clock inputs, I_{CC} is measured immediately after the application of the clock pulse.
- 02 - With the outputs open, presets at 4.5 V, I_{CC} is measured with the clock at ground and again with the clock at 4.5 V.
- 03 - I_{CC} is measured with outputs open, serial inputs grounded, and a momentary ground, then 4.5 V applied to clear.
- 04 - With the outputs open, serial at ground, clock, clock inhibit, and parallel inputs at 4.5 V, I_{CC} is measured by applying momentary ground, then 4.5 V to shift load prior to measurement.
- 05 - With all outputs open, inputs A thru D grounded, 5.5 V applied to S0, S1, clear, and the serial inputs, I_{CC} is tested by applying clock pulse.
- 06 - With the outputs open, clear at 5.5 V, shift load, J, \bar{K} , and data inputs grounded, I_{CC} is measured by applying clock pulse.

TABLE II. Electrical test requirements.

MIL-PRF-38535 Test requirement	Subgroups (see table III)	
	Class S Devices	Class B Devices
Interim electrical parameters	1	1
Final electrical test parameters	1*, 2, 3, 7, 9, 10, 11	1*, 2, 3, 7, 9
Group A test requirements	1, 2, 3, 7, 8, 9, 10, 11	1, 2, 3, 7, 8 9, 10, 11
Group B electrical test parameters when using the method 5005 QCI option	1, 2, 3, 7, 8, 9, 10, 11	1, 2, 3 7, 9
Group C end point electrical parameters	1, 2, 3, 7, 8, 9, 10, 11	1, 2, 3
Group D end point electrical parameters	1, 2, 3	1, 2, 3

*PDA applies to subgroup 1 (see 4.3c.).

4.3 Qualification inspection. Qualification inspection shall be in accordance with MIL-PRF-38535.

4.4 Technology Conformance Inspection (TCI). Technology conformance inspection shall be in accordance with MIL-PRF-38535 and herein for groups A, B, C, and D inspections (see 4.4.1 through 4.4.4).

4.4.1 Group A inspection. Group A inspection shall be in accordance with table III of MIL-PRF-38535 and as follows:

- Tests shall be as specified in table II herein.
- Subgroups 4, 5 and 6 shall be omitted.

4.4.2 Group B inspection. Group B inspection shall be in accordance with table II of MIL-PRF-38535.


4.4.3 Group C inspection. Group C inspection shall be in accordance with table IV of MIL-PRF-38535 and as follows:

- End point electrical parameters shall be as specified in table II herein.
- The steady-state life test duration, test condition, and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document control by the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.

4.4.4 Group D inspection. Group D inspection shall be in accordance with table V of MIL-PRF-38535. End-point electrical parameters shall be as specified in table II herein.

4.5 Methods inspection. Methods of inspection shall be as specified in the appropriate tables and as follows:

4.5.1 Voltage and current. All voltages given are referenced to the microcircuit ground terminal. Currents given are conventional current and positive when flowing into the referenced terminal.

Figure 1. Terminal connections.





Figure 1. Terminal connections - Continued.

Device type 01

MODE CONTROL	CLOCKS		SERIAL	PARALLEL				OUTPUTS			
	2 (L)	1(R)		A	B	C	D	Q _A	Q _B	Q _C	Q _D
	H	H	X	X	X	X	X	Q _{A0}	Q _{B0}	Q _{C0}	Q _{D0}
H	↓	X	X	a	b	c	d	a	b	c	d
H	↓	X	X	Q _B [†]	Q _C [†]	Q _D [†]	d	Q _{Bn}	Q _{Cn}	Q _{Dn}	d
L	L	H	X	X	X	X	X	Q _{A0}	Q _{B0}	Q _{C0}	Q _{D0}
L	X	↓	H	X	X	X	X	H	Q _{An}	Q _{Bn}	Q _{Cn}
L	X	↓	L	X	X	X	X	L	Q _{An}	Q _{Bn}	Q _{Cn}
↑	L	L	X	X	X	X	X	Q _{A0}	Q _{B0}	Q _{C0}	Q _{D0}
↓	L	L	X	X	X	X	X	Q _{A0}	Q _{B0}	Q _{C0}	Q _{D0}
↓	L	H	X	X	X	X	X	Q _{A0}	Q _{B0}	Q _{C0}	Q _{D0}
↑	H	L	X	X	X	X	X	Q _{A0}	Q _{B0}	Q _{C0}	Q _{D0}
↑	H	H	X	X	X	X	X	Q _{A0}	Q _{B0}	Q _{C0}	Q _{D0}

[†] = Shifting left requires external connection of Q_B to A, Q_C to B, and Q_D to C. Serial data is entered at input D.

H = high level (steady state), L = low level (steady state), X = irrelevant (any input including transitions)

↓ = transition from high to low level, ↑ = transition from low to high level

a, b, c, d = the level of steady state input at inputs A, B, C, or D, respectively.

Q_{A0}, Q_{B0}, Q_{C0}, Q_{D0} = the level of Q_A, Q_B, Q_C or Q_D respectively, before the indicated steady state input conditions were established.

Q_{An}, Q_{Bn}, Q_{Cn}, Q_{Dn} = the level of Q_A, Q_B, Q_C or Q_D respectively, before the most recent ↓ transition of the clock.

Device type 02

CLEAR	PRESET ENABLE	INPUTS						OUTPUTS					
		PRESET					CLOCK	SERIAL	Q _A	Q _B	Q _C	Q _D	Q _E
		A	B	C	D	E							
L	L	X	X	X	X	X	X	X	L	L	L	L	L
L	X	L	L	L	L	L	X	X	L	L	L	L	L
H	H	H	H	H	H	H	X	X	H	H	H	H	H
H	H	L	L	L	L	L	L	X	Q _{A0}	Q _{B0}	Q _{C0}	Q _{D0}	Q _{E0}
H	H	H	L	H	L	H	L	X	H	Q _{B0}	H	Q _{D0}	H
H	L	X	X	X	X	X	L	X	Q _{A0}	Q _{B0}	Q _{C0}	Q _{D0}	Q _{E0}
H	L	X	X	X	X	X	↑	H	H	Q _{An}	Q _{Bn}	Q _{Cn}	Q _{Dn}
H	L	X	X	X	X	X	↑	L	L	Q _{An}	Q _{Bn}	Q _{Cn}	Q _{Dn}

H = high level (steady state), L = low level (steady state),

X = irrelevant (any input including transitions), ↑ = transition from low to high level

Q_{A0}, Q_{B0}, etc. = the level of Q_A, Q_B, etc. respectively, before the indicated steady state input conditions were established.

Q_{An}, Q_{Bn}, etc. = the level of Q_A, Q_B, etc. respectively, before the most recent ↑ transition of the clock.

Figure 2. Truth tables and timing diagrams.

Device type 03

INPUTS				OUTPUTS		
CLEAR	CLOCK	A	B	Q _A	Q _BQ _H
L	X	X	X	L	L	L
H	L	X	X	Q _{A0}	Q _{B0}	Q _{H0}
H	↑	H	H	H	Q _{An}	Q _{Gn}
H	↑	L	X	L	Q _{An}	Q _{Gn}
H	↑	X	L	L	Q _{An}	Q _{Gn}

H = high level (steady state), L = low level (steady state),
 X = irrelevant (any input including transitions),

↑ = transition from low to high level

Q_{A0}, Q_{B0}, Q_{H0} = the level of Q_A, Q_B, or Q_H, respectively, before
 the indicated steady state input conditions were established.

Q_{An}, Q_{Gn} = the level of Q_A or Q_G before the most recent ↑ transition
 of the clock; indicates a one bit shift.

Device type 04

SHIFT/ LOAD	CLOCK INHIBIT	INPUTS				INTERNAL OUTPUTS		OUTPUT Q _H
		CLOCK	SERIAL	PARALLEL	A H	Q _A	Q _B	
L	X	X	X	a h	a	b	h	
H	L	L	X	X	Q _{A0}	Q _{B0}	Q _{H0}	
H	L	↑	H	X	H	Q _{An}	Q _{Gn}	
H	L	↑	L	X	L	Q _{An}	Q _{Gn}	
H	H	↑	X	X	Q _{A0}	Q _{B0}	Q _{H0}	

H = high level (steady state), L = low level (steady state),
 X = irrelevant (any input including transitions),

↑ = transition from low to high level

a h = the level of steady state input at inputs A thru H, respectively.

Q_{A0}, Q_{B0}, Q_{H0} = the level of Q_A, Q_B, or Q_H, respectively, before
 the indicated steady state input conditions were established.

Q_{An}, Q_{Gn} = the level of Q_A or Q_G before the most recent ↑ transition
 of the clock.

Figure 2. Truth tables and timing diagrams – Continued.

Device type 05

CLEAR	MODE		CLOCK	SERIAL		PARALLEL				OUTPUTS			
	S1	S0		LEFT	RIGHT	A	B	C	D	QA	QB	QC	QD
	L	X	X	X	X	X	X	X	X	L	L	L	L
H	X	X	L	X	X	X	X	X	X	QA0	QB0	QC0	QD0
H	H	H	↑	X	X	a	b	c	d	a	b	c	d
H	L	H	↑	X	H	X	X	X	X	H	QA _n	QB _n	QC _n
H	L	H	↑	X	L	X	X	X	X	L	QA _n	QB _n	QC _n
H	H	L	↑	H	X	X	X	X	X	QB _n	QC _n	QD _n	H
H	H	L	↑	L	X	X	X	X	X	QB _n	QC _n	QD _n	L
H	L	L	X	X	X	X	X	X	X	QA0	QB0	QC0	QD0

H = high level (steady state), L = low level (steady state), X = irrelevant (any input including transitions)

↑ = transition from low to high level.

a, b, c, d = the level of steady state input at inputs A, B, C, or D, respectively.

QA₀, QB₀, QC₀, QD₀ = the level of QA, QB, QC or QD respectively, before the indicated steady state input conditions were established.

QA_n, QB_n, QC_n, QD_n = the level of QA, QB, QC or QD respectively, before the most recent ↑ transition of the clock.

Device type 06

CLEAR	SHIFT/ LOAD	CLOCK	INPUTS				OUTPUTS				QA	QB	QC	QD	Q̄D			
			SERIAL		PARALLEL													
			J	K	A	B	C	D										
L	X	X	X	X	X	X	X	X	L	L	L	L	H					
H	L	↑	X	X	a	b	c	d	a	b	c	d	̄d					
H	H	L	X	X	X	X	X	X	QA0	QB0	QC0	QD0	Q̄D0					
H	H	↑	L	H	X	X	X	X	QA0	QA0	QBn	QCn	Q̄Cn					
H	H	↑	L	L	X	X	X	X	L	QA _n	QBn	QCn	Q̄Cn					
H	H	↑	H	H	X	X	X	X	H	QA _n	QBn	QCn	Q̄Cn					
H	H	↑	H	L	X	X	X	X	Q̄A _n	QA _n	QBn	QCn	Q̄Cn					

H = high level (steady state), L = low level (steady state), X = irrelevant (any input including transitions)

↑ = transition from low to high level.

a, b, c, d = the level of steady state input at inputs A, B, C, or D, respectively.

QA₀, QB₀, QC₀, QD₀ = the level of QA, QB, QC or QD respectively, before the indicated steady state input conditions were established.

QA_n, QB_n, QC_n, QD_n = the level of QA, QB, QC or QD respectively, before the most recent ↑ transition of the clock.

Figure 2. Truth tables and timing diagrams – Continued.

Device type 01

Positive logic: Mode control = L for right shift.
 Mode control = H for left shift or parallel load.

Transfer of information to the output pins occurs when the clock input goes from a logical H to a logical L.

Device type 02

Positive logic: Low input of clear sets all outputs to logical L.

Clear input is independent of clock.
 Preset is independent of the clock or clear inputs

The flip-flops may be independently set to the logical H state by applying a logical H to both the preset input of the specific flip-flop and the common preset input.

Transfer of information to the output pins occurs when the clock input goes from a logical L to a logical H.

The clear input shall be a logical H and the preset input shall be at a logical L when clocking occurs.

The proper information shall appear at the R-S inputs of each flip-flop prior to the rising edge of the clock input voltage waveform.





Figure 2. Truth tables and timing diagrams – Continued.



DEVICE TYPE 02
TYPICAL INPUT/OUTPUT VOLTAGE WAVEFORMS

NOTE: INPUTS NOT SHOWN ARE HELD AT LOGIC LEVEL "L".

Device type 03
SERIAL INPUTS A and B

INPUTS at t_n		OUTPUT at $t_n + 1$
A	B	Q_A
H	H	H
L	H	L
H	L	L
L	L	L

Positive logic: t_n = bit time before clock pulse.

$t_n + 1$ = bit time after clock pulse.

Data at the serial inputs may be changed while the clock is high, but only information meeting the setup requirements will be entered. Clocking occurs on the low to high level transition of the clock input.

The clear input is asynchronous. Low level at clear input sets all outputs to logical low.




Figure 2. Truth tables and timing diagrams – Continued.

Device type 04

Positive logic: Transfer of information to the output occurs when the clock input goes from a logical L to a logical H.

Clocking is accomplished through a 2 input positive NOR gate, permitting one input to be used as a clock inhibit function. Holding either of the clock inputs high inhibits clocking, and holding either clock input low with the load input high enables the other clock input. The clock inhibit should be changed to the high level only while the clock input is high. Parallel loading is inhibited as long as the load input is high. When taken low, data at the parallel inputs are loaded directly into the register independently of the state of the clock.




Figure 2. Truth tables and timing diagrams – Continued.

Device type 05

Positive logic: The register has four distinct modes of operation, namely:

	MODE CONTROL	
	S1	S0
Parallel (Broadside) Load	H	H
Shift Right (in the direction Q_A toward Q_D)	L	H
Shift Left (in the direction Q_D toward Q_A)	H	L
Inhibit Clock (do nothing)	L	L

In the parallel load mode, data is loaded into the associated flip-flop and appears at the output after the positive transition of the clock input. During loading, serial data flow is inhibited. Shift right is accomplished synchronously with the rising edge of the clock pulse when S0 is high and S1 is low. Serial data for this mode is entered at the shift right data input. When S0 is low S1 is high, data shifts left synchronously a new data is entered at the shift left serial input. Clocking of the flip-flops is inhibited when both mode control inputs are low. The mode controls should be changed only while the clock input is high.




Figure 2. Truth tables and timing diagrams – Continued.

Device type 06

Positive logic: The registers have two modes of operation:

Parallel (broadside) load

Shift (in direction Q_A toward Q_D)

Parallel loading is accomplished by applying the four bits of data and taking the shift/load control input low. The data is loaded into the associated flip-flop and appears at the outputs after the positive transition of the clock input. During loading, serial data flow is inhibited.

Shifting is accomplished synchronously when the shift/load control input is high. Serial data for this mode is entered at the $J - \bar{K}$ inputs. These inputs permit the first stage to perform as a $J - \bar{K}$, D-, or T-type flip-flop as shown in the truth table.

TRUTH TABLE


Inputs at t_n		Outputs at $t_n + 1$				
J	\bar{K}	Q_A	Q_B	Q_C	Q_D	\bar{Q}_D
L	H	Q_{An}	Q_{An}	Q_{Bn}	Q_{Cn}	\bar{Q}_{Cn}
L	L	L	Q_{An}	Q_{Bn}	Q_{Cn}	\bar{Q}_{Cn}
H	H	H	Q_{An}	Q_{Bn}	Q_{Cn}	\bar{Q}_{Cn}
H	L	\bar{Q}_{An}	Q_{An}	Q_{Bn}	Q_{Cn}	\bar{Q}_{Cn}

H = high level, L = low level

NOTES:

1. t_n = bit time before clock pulse
2. $t_n + 1$ = bit time after clock pulse
3. Q_{An} = state of Q_{An} at t_n .

TYPICAL CLEAR, SHIFT AND LOAD SEQUENCES

Figure 2. Truth tables and timing diagrams – Continued.

Device type 01










FIGURE 3. Logic diagrams.

Device type 02FIGURE 3. Logic diagrams - Continued.

Device type 03Device type 04FIGURE 3. Logic diagrams - Continued.

Device type 05FIGURE 3. Logic diagrams - Continued.


Device type 06FIGURE 3. Logic diagrams - Continued.



NOTES:

1. Unless otherwise specified in the notes with the individual waveforms, all pulse generators shall have the following characteristics: $t_{TLH} \leq 10$ ns, $t_{THL} \leq 10$ ns, $V_{IH} = 3.0$ V minimum, $V_{IL} = 0$ V, $Z_{OUT} = 50 \Omega$.
2. $C_L = 50$ pF minimum including jig and probe capacitance.
3. All diodes are 1N3064 or equivalent.
4. $R_L = 400 \Omega \pm 5\%$.


FIGURE 4. Switching test circuits and waveforms for device type 01.



NOTES:

1. Mode control input characteristics: For f_{MAX} , PRR = 22 MHz at $T_C = 25^\circ\text{C}$ and PRR = 16 MHz at $-55^\circ\text{C} \leq T_C \leq 125^\circ\text{C}$. For t_{PLH} , PRR = 1 MHz, $t_p = 35$ ns, $t_{TLH} = t_{THL} \leq 10$ ns.
2. A, B, C, or D input characteristics: For f_{MAX} , PRR = 11 MHz at $T_C = 25^\circ\text{C}$ and PRR = 8 MHz at $-55^\circ\text{C} \leq T_C \leq 125^\circ\text{C}$. For t_{PLH} , PRR = 500 kHz, $t_p = t_{SETUP} + t_{HOLD}$. $t_{SETUP} = 20$ ns, $t_{HOLD} = 5$ ns, $t_{TLH} = t_{THL} \leq 10$ ns.
3. Clock 1 input characteristics: When testing f_{MAX} , PRR = 11 MHz at 25°C and PRR = 8 MHz at $-55^\circ\text{C} \leq T_C \leq 125^\circ\text{C}$. For t_{PLH} , PRR = 500 kHz, $t_p = 20$ ns minimum, $t_{TLH} = t_{THL} \leq 10$ ns.
4. Clock 2 input characteristics: When testing f_{MAX} , PRR = 22 MHz at 25°C and PRR = 16 MHz at $-55^\circ\text{C} \leq T_C \leq 125^\circ\text{C}$. For t_{PLH} , PRR = 1 MHz, $t_p = 20$ ns minimum, $t_{TLH} = t_{THL} \leq 10$ ns.
5. Serial input = GND.
6. Except for input under test, all other data inputs are open.


FIGURE 4. Switching test circuits and waveforms for device type 01 - Continued.



NOTES:

1. Mode control input characteristics: PRR = 1 MHz, $t_p = 35$ ns, $t_{TLH} = t_{THL} \leq 10$ ns.
2. Serial input characteristics: PRR = 500 kHz, $t_p = t_{SETUP} + t_{HOLD}$. $t_{SETUP} = 20$ ns, $t_{HOLD} = 5$ ns, $t_{TLH} = t_{THL} \leq 10$ ns.
3. Clock 1 input characteristics: PRR = 1 MHz, $t_p = 20$ ns minimum, $t_{TLH} = t_{THL} \leq 10$ ns.
4. Clock 2 input characteristics: PRR = 500 kHz, $t_p = 20$ ns minimum, $t_{TLH} = t_{THL} \leq 10$ ns.
5. Inputs A thru D = OPEN.


FIGURE 4. Switching test circuits and waveforms for device type 01 - Continued.



NOTES:


1. Unless otherwise specified in the notes with the individual waveforms, all pulse generators shall have the following characteristics: $t_{TLH} \leq 10$ ns, $t_{THL} \leq 10$ ns, $V_{IH} = 3.0$ V minimum, $V_{IL} = 0$ V, $Z_{OUT} = 50 \Omega$.
2. $C_L = 50$ pF minimum including jig and probe capacitance.
3. All diodes are 1N3064 or equivalent.
4. $R_L = 400 \Omega \pm 5\%$.

FIGURE 5. Switching test circuits and waveforms for device type 02.



NOTES:


1. Serial input characteristics: For f_{MAX} , PRR = 5 MHz at $T_c = 25^\circ\text{C}$, PRR = 3.5 MHz at $-55^\circ\text{C} \leq T_c \leq 125^\circ\text{C}$. For t_{PLH1} , PRR = 500 kHz, $t_p = t_{SETUP} + t_{HOLD}$, $t_{SETUP} = 30$ ns, $t_{HOLD} = 0$ ns, $t_{TTL} = t_{TLH} \leq 10$ ns.
2. Clock input characteristics: For f_{MAX} , PRR = 10 MHz at $T_c = 25^\circ\text{C}$, PRR = 7 MHz at $-55^\circ\text{C} \leq T_c \leq 125^\circ\text{C}$. For t_{PLH1} , PRR = 1 MHz, $t_p = 35$ ns, $t_{TTL} = t_{TLH} \leq 10$ ns.
3. Clear = 4.5 V, preset enable = GND, preset A thru E = OPEN.



NOTES:

1. Serial input characteristics: PRR = 500 kHz, $t_{TTL} = t_{TLH} \leq 10$ ns, $t_p = t_{SETUP} + t_{HOLD}$, $t_{SETUP} = 30$ ns, $t_{HOLD} = 0$ ns.
2. Clock input characteristics: PRR = 1 MHz, $t_{TTL} = t_{TLH} \leq 10$ ns, $t_p = 35$ ns..
3. Clear = 4.5 V, preset enable = GND, preset A thru E = OPEN.


FIGURE 5. Switching test circuits and waveforms for device type 02 - Continued.



NOTES:

1. Clear input characteristics: PRR = 1 MHz, $t_{THL} = t_{TLH} \leq 10$ ns, $t_p = 30$ ns.
2. Preset enable characteristics: PRR = 1 MHz, $t_{THL} = t_{TLH} \leq 10$ ns, $t_p = 30$ ns..
3. Preset A thru E = 4.5 V, clock = GND, serial = OPEN.


FIGURE 5. Switching test circuits and waveforms for device type 02 - Continued.



NOTES:


1. Unless otherwise specified in the notes with the individual waveforms, all pulse generators shall have the following characteristics: $t_{TLH} \leq 10$ ns, $t_{THL} \leq 10$ ns, $V_{IH} = 3.0$ V minimum, $V_{IL} = 0$ V, $Z_{OUT} = 50 \Omega$.
2. $C_L = 50$ pF minimum, including jig and probe capacitance.
3. All diodes are 1N3064 or equivalent.
4. $R_L = 800 \Omega \pm 5\%$.
5. QA outputs are illustrated in the individual waveforms. Relationship of serial input A and B data to other Q outputs is illustrated in the typical shift sequence.

FIGURE 6. Switching test circuits and waveforms for device type 03.



NOTES:


1. Clear input characteristics: PRR = 1 MHz, $t_{THL} = t_{TLH} \leq 10$ ns, $t_P = 50$ ns maximum.
2. Clock = GND, serial inputs A and B = OPEN.



NOTES:

1. Clock input characteristics: For f_{MAX} , PRR = 22 MHz at $T_C = 25^\circ\text{C}$, PRR = 18 MHz at $-55^\circ\text{C} \leq T_C \leq 125^\circ\text{C}$. For t_{PLH2} , PRR = 1 MHz, $t_P = 30$ ns maximum, $t_{THL} = t_{TLH} \leq 10$ ns.
2. Serial input characteristics: For f_{MAX} , PRR = 11 MHz at 25°C , PRR = 9 MHz at $-55^\circ\text{C} \leq T_C \leq 125^\circ\text{C}$. For t_{PLH2} , PRR = 500 kHz, $t_P = t_{SETUP} + t_{HOLD}$, $t_{SETUP} = 15$ ns minimum, $t_{HOLD} = 10$ ns maximum, $t_{THL} = t_{TLH} \leq 10$ ns.
3. Clear = 4.5 V.


FIGURE 6. Switching test circuits and waveforms for device type 03 - Continued.



NOTES:

1. Clock input characteristics: PRR = 1 MHz, $t_{THL} = t_{TLH} \leq 10$ ns, $t_P = 30$ ns maximum.
2. Serial input characteristics: PRR = 500 kHz, $t_P = t_{SETUP} + t_{HOLD}$, $t_{SETUP} = 15$ ns minimum, $t_{HOLD} = 10$ ns maximum, $t_{THL} = t_{TLH} \leq 10$ ns.
3. Clear = 4.5 V.


FIGURE 6. Switching test circuits and waveforms for device type 03 - Continued.



NOTES:


1. Unless otherwise specified in the notes with the individual waveforms, all pulse generators shall have the following characteristics: $t_{TLH} \leq 10$ ns, $t_{THL} \leq 10$ ns, $V_{IH} = 3.0$ V minimum, $V_{IL} = 0$ V, $Z_{OUT} \approx 50 \Omega$.
2. $C_L = 50$ pF minimum, including jig and probe capacitance
3. All diodes are 1N3064 or equivalent.
4. $R_L = 400 \Omega \pm 5\%$.

FIGURE 7. Switching test circuits and waveforms for device type 04.



NOTES:


1. Clock input characteristics: PRR = 18 MHz at $T_C = 25^\circ\text{C}$, PRR = 14 MHz at $-55^\circ\text{C} \leq T_C \leq 125^\circ\text{C}$, $t_{THL} = t_{TLH} \leq 10$ ns, $t_p = 20$ ns minimum.
2. Serial pulse characteristics: PRR = 9 MHz at $T_C = 25^\circ\text{C}$, PRR = 7 MHz at $-55^\circ\text{C} \leq T_C \leq 125^\circ\text{C}$, $t_p = t_{SETUP} + t_{HOLD} = 35$ ns minimum, $t_{HOLD} = 0$ ns, $t_{THL} = t_{TLH} \leq 5$ ns.
3. Shift load characteristics: $t_{TLH} \leq 10$ ns, $t_{SETUP} = 45$ ns.
4. Clock inhibit = GND, A through H = GND.



NOTES:


1. Shift load characteristics: PRR = 1 MHz, $t_p = 25$ ns, $t_{THL} = t_{TLH} \leq 10$ ns.
2. Parallel input characteristics: PRR = 500 kHz, $t_p = t_{SETUP} + t_{HOLD} = 40$ ns, $t_{SETUP} = 10$ ns, $t_{HOLD} = 30$ ns, $t_{THL} = \leq 10$ ns.
3. Clock = clock inhibit = GND, A through G = GND, serial = open.

FIGURE 7. Switching test circuits and waveforms for device type 04 - Continued.



NOTES:


1. Clock inhibit characteristics: PRR = 1 MHz, $t_{P2} = 50$ ns, $t_{THL} = t_{TLH} \leq 10$ ns, $t_{SETUP2} = 34$ ns.
2. Clock pulse characteristics: PRR = 1 MHz, $t_{P1} = 25$ ns, $t_{THL} = t_{TLH} \leq 10$ ns.
3. Serial pulse characteristics: PRR = 500 kHz, $t_{P3} = t_{SETUP} + t_{HOLD}$, $t_{SETUP} = 35$ ns, $t_{HOLD} = 0$, $t_{THL} = t_{TLH} \leq 5$ ns.
4. Shift/load = 5.0 V.

(H) INPUT TO QH and \bar{QH} OUTPUTS (t_{PHL3} and t_{PLH3}) (t_{PHL4} and t_{PLH4})

NOTES:

1. (H) input characteristics: PRR = 1 MHz, 50% duty cycle, $t_{THL} = t_{TLH} \leq 10$ ns.
2. Shift/load = GND, clock inhibit = GND, serial = GND, A thru G = GND, clock = GND..


FIGURE 7. Switching test circuits and waveforms for device type 04 - Continued.



NOTES:


1. C_L = 50 pF minimum including probe and jig capacitance.
2. All diodes are 1N3064, or equivalent.
3. Unless otherwise specified in the notes associated with the individual tests, all pulse generators have the following characteristics: Z_{OUT} ≈ 50 Ω, t_{TLH} ≤ 7 ns, t_{THL} ≤ 7 ns, V_{IH} = 3.0 V minimum, V_{IL} = 0.
4. R_L = 400 Ω ± 5%.

FIGURE 8. Switching test circuits and waveforms for device type 05.



NOTES:


1. The clear pulse has the following characteristics: $t_p(\text{CLEAR}) = 20$ ns, $t_{\text{SETUP}} = 25$ ns, PRR = 1 MHz.
2. The clock pulse has the following characteristics: $t_p(\text{CLOCK}) = 20$ ns, PRR = 1 MHz.



NOTES:


1. The clear pulse is a momentary ground, then V_{IH} is applied to the input. $t_p(\text{CLEAR}) \leq 75$ ns, $t_{\text{THL}} \leq 15$ ns and $t_{\text{TLH}} \leq 15$ ns, $t_{\text{SETUP}} = 25$ ns.
2. Clock pulse characteristics: $t_p(\text{CLOCK}) = 20$ ns, PRR = 2 MHz.
3. Data pulse characteristics: $t_p(\text{DATA}) = t_{\text{SETUP2}} + t_{\text{HOLD}}$, $t_{\text{SETUP2}} = 20$ ns, $t_{\text{HOLD}} = 7$ ns, PRR = 1 MHz.

FIGURE 8. Switching test circuits and waveforms for device type 05 - Continued.



NOTES:


1. Clock pulse characteristics: $t_p(CLOCK) = 20$ ns, PRR = 2 MHz.
2. Data pulse characteristics: $t_p(DATA) = t_{SETUP} = 20$ ns, PRR = 1 MHz.



NOTES:


1. The clear pulse is a momentary GND, then V_{IH} is applied to the input, $t_p(CLEAR) \leq 20$ ns, $t_{THL} \leq 15$ ns, $t_{TLH} \leq 15$ ns.
2. Clock pulse characteristics: $t_p(CLOCK) = 20$ ns, PRR = 18 MHz at $-55^\circ\text{C} \leq T_C \leq 125^\circ\text{C}$ (22 MHz at $T_C = 25^\circ\text{C}$).
3. Data pulse characteristics: $t_p(DATA) = t_{SETUP} = 20$ ns, PRR = 9 MHz at $-55^\circ\text{C} \leq T_C \leq 125^\circ\text{C}$ (11 MHz at $T_C = 25^\circ\text{C}$).

FIGURE 8. Switching test circuits and waveforms for device type 05 - Continued.



NOTES:


1. Unless otherwise specified in the notes with the individual waveforms, all pulse generators shall have the following characteristics: $t_{TLH} \leq 7 \text{ ns}$, $t_{THL} \leq 7 \text{ ns}$, $V_{IH} = 3.0 \text{ V}$ minimum, $V_{IL} = 0$, $Z_{OUT} \approx 50 \Omega$.
2. $C_L = 50 \text{ pF}$ minimum, including jig and probe capacitance.
3. All diodes are 1N3064 or equivalent.
4. $R_L = 400 \Omega \pm 5\%$.

MAXIMUM CLOCK FREQUENCY, f_{MAX} 

NOTES:


1. The clear pulse is a momentary GND, then V_{IH} is applied to the input. $t_{TLH} \leq 15 \text{ ns}$, $t_{THL} \leq 15 \text{ ns}$, $t_{p(CLEAR)} \leq 75 \text{ ns}$.
2. Clock pulse characteristics: $t_{p(CLOCK)} = 16 \text{ ns}$, $PRR = 24 \text{ MHz}$ at $-55^\circ\text{C} \leq T_C \leq 125^\circ\text{C}$ (30 MHz at $T_C = 25^\circ\text{C}$), $V_{IH} = 3.0 \text{ V}$ minimum, $V_{IL} = \text{GND}$.

FIGURE 9. Switching test circuits and waveforms for device type 06.



NOTES:


1. Clear pulse characteristics: $t_p(CLEAR) = 12$ ns, $t_{SETUP} = 25$ ns, PRR = 1 MHz.
2. Clock pulse characteristics: $t_p(CLOCK) = 16$ ns, PRR = 1 MHz.



NOTES:

1. The clear pulse is a momentary GND, then V_{IH} is applied to the clear input.
2. Clock pulse characteristics: $t_p(CLOCK) = 16$ ns, PRR = 2 MHz.
3. Data pulse characteristics: $t_p(DATA) = 25$ ns, $t_{SETUP1} = 25$ ns, $t_{HOLD} = 0$ ns, PRR = 1 MHz.
4. Shift/Load pulse characteristics: $t_p(SHIFT) = 17$ ns, $t_{RELEASE} = 10$ ns, $t_{SETUP2} = 27$ ns, PRR = 2 MHz.

FIGURE 9. Switching test circuits and waveforms for device type 06 - Continued.



NOTES:

1. The clear pulse is a momentary GND, then V_{IH} is applied to the clear input.
2. Clock pulse characteristics: $t_p(CLOCK) = 16$ ns, PRR = 2 MHz.
3. Data pulse characteristics: $t_p(DATA) = t_{SETUP} + t_{HOLD} = 25$ ns, $t_{SETUP1} = 25$ ns, $t_{HOLD} = 0$ ns, PRR = 1 MHz.
4. Shift/load pulse characteristics: $t_p(SHIFT) = 22$ ns, $t_{RELEASE} = 10$ ns, $t_{SETUP2} = 32$ ns, PRR = 2 MHz.

FIGURE 9. Switching test circuits and waveforms for device type 06 - Continued.

TABLE III. Group A inspection for device type 01.
Terminal conditions (pins not designated may be $H \geq 2.0$ V or $L \leq 0.8$ V or open).

Subgroup	Symbol	MIL-STD-883 method	Case A,B,C,D	1	2	3	4	5	6	7	8	9	10	11	12	13	14	Meas. terminal	Min	Max	Unit
			Test No.	SI	A	B	C	D	MC	GND	CLK2	CLK1	QD	C	B	A	CC				
$T_C = 25^\circ C$	V_{OH}	3006	1		2.0 V	GND	A 1/		Q	Q	-.8 mA	-.8 mA	4.5 V	QA	2.4	"	V				
	"	"	2							"	"							QB	"	"	"
	"	"	3							"	"							QC	"	"	"
	"	"	4							"	"							QD	"	"	"
	V_{OL}	3007	5		0.8 V	"	"	"						QA	0.4	"	"				
	"	"	6							"	"							QB	"	"	"
	"	"	7							"	"							QC	"	"	"
	"	"	8							"	"							QD	"	"	"
	V_{IC}		9	-12 mA						"								SI	-1.5	"	"
	"		10	-12 mA						"								A	"	"	"
	"		11	-12 mA						"								B	"	"	"
	"		12	-12 mA						"								C	"	"	"
	"		13	-12 mA						"								D	"	"	"
	"		14	-12 mA						"								MC	"	"	"
	"		15	-12 mA						"								CLK2	"	"	"
	"		16	-12 mA						"								CLK1	"	"	"
	I_{IL1}	3009	17	0.4 V	0.4 V					GND	4.5 V	"						5.5 V	SI	2/	
	"	"	18							"	"							A	"	"	"
	"	"	19							"	"							B	"	"	"
	"	"	20							"	"							C	"	"	"
	"	"	21							"	"							D	"	"	"
	"	"	22							"	"							CLK2	"	"	"
	"	"	23							GND	"							CLK1	"	"	"
	I_{IL2}		24							0.4 V	"	4.5 V						"	MC	3/	
	I_{IH1}	3010	25	2.4 V	2.4 V					4.5 V	GND	"						SI	40	μA	
	"	"	26							"	"							A	"	"	"
	"	"	27							"	"							B	"	"	"
	"	"	28							"	"							C	"	"	"
	"	"	29							"	"							D	"	"	"
	"	"	30							"	"							CLK2	"	"	"
	"	"	31							4.5 V	"							CLK1	"	"	"
	I_{IH2}	3010	32	5.5 V	5.5 V					4.5 V	GND	"						SI	100	"	
	"	"	33							"	"							A	"	"	"
	"	"	34							"	"							B	"	"	"
	"	"	35							"	"							C	"	"	"
	"	"	36							"	"							D	"	"	"
	"	"	37							"	"							CLK2	"	"	"
	"	"	38							4.5 V	"							CLK1	"	"	"

See footnotes at end of device type 01.

See footnotes at end of device type 01.

TABLE III. Group A inspection for device type 01. - Continued
Terminal conditions (pins not designated may be $H \geq 2.0$ V or $L \leq 0.8$ V or open).

Subgroup	Symbol	MIL-STD-883 method	Case A,B,C,D	1	2	3	4	5	6	7	8	9	10	11	12	13	14	Meas. terminal	Min	Max	Unit
			Test No.	SI	A	B	C	D	MC	GND	CLK2	CLK1	QD	C	B	A	CC				
$T_C = 25^\circ C$	I _{lH3}	3010	39						2.4 V	GND	GND						5.5 V	MC	80	μA	
	I _{lH4}	"	40						5.5 V	"	GND		Q	Q	Q	V	"	MC	200	μA	
	I _{lOS}	3011	41		4.5 V	"	A					GND	"	QA	-18	-57	mA				
	"	"	42		"	"	"	"	"	"	"					GND	"	QB	"	"	"
	"	"	43		"	"	"	"	"	"	"					GND	"	QC	"	"	"
	"	"	44		"	"	"	"	"	"	"					GND	"	QD	"	"	"
	I _{lCCH}	3005	45		GND	GND	GND	GND	GND	"	"	"	GND				"	V _{CC}	72	"	
2	Same tests, terminal conditions and limits as for subgroup 1, except $T_C = 125^\circ C$ and V_{IC} tests are omitted.																				
3	Same tests, terminal conditions and limits as for subgroup 1, except $T_C = -55^\circ C$ and V_{IC} tests are omitted.																				
$T_C = 25^\circ C$ $\underline{A}, \underline{I}$	Truth table	3014	46	B	B	B	B	B	A	GND	B	B	X	X	X	X	4.5 V			<u>6/</u>	
	"	"	47	"	"	"	"	"	A	"	A	"	X	X	X	X	"				
	test	"	48	"	"	"	"	"	A	"	B	"	L	L	L	L	"				
	"	"	49	"	"	"	"	"	B	"	"	"	"	"	"	"	"				
	"	"	50	A	"	"	"	"	"	"	"	"	A	"	"	"	"				
	"	"	51	A	"	"	"	"	"	"	"	"	B	"	"	"	"				
	"	"	52	A	"	"	"	"	"	"	"	"	A	"	"	"	H				
	"	"	53	B	"	"	"	"	"	"	"	"	B	"	"	"	H				
	"	"	54	B	"	"	"	"	"	"	"	"	A	"	"	"	H				
	"	"	55	B	"	"	"	"	"	"	"	"	B	"	"	H	L				
	"	"	56	A	"	"	"	"	"	"	"	"	B	"	"	H	L				
	"	"	57	A	"	"	"	"	"	"	"	"	A	"	"	H	L				
	"	"	58	A	"	"	"	"	"	"	"	"	B	"	H	L	H				
	"	"	59	B	"	"	"	"	"	"	"	"	B	"	H	L	H				
	"	"	60	B	"	"	"	"	"	"	"	"	A	"	H	L	H				
	"	"	61	B	"	"	"	"	"	"	"	"	B	H	L	H	L				
	"	"	62	A	"	"	"	"	"	"	"	"	B	H	L	H	L				
	"	"	63	A	"	"	"	"	"	"	"	"	A	H	L	H	L				
	"	"	64	A	"	"	"	"	"	"	"	"	B	L	H	L	H				
	"	"	65	B	"	"	"	"	"	"	"	"	B	L	H	L	H				
	"	"	66	"	"	"	"	"	"	"	"	"	A	L	H	L	H				
	"	"	67	"	"	"	"	"	"	"	"	"	B	H	L	H	L				
	"	"	68	"	"	"	"	"	"	"	"	"	A	H	L	H	"				
	"	"	69	"	"	"	"	"	"	"	"	"	B	L	H	L	"				
	"	"	70	"	"	"	"	"	"	"	"	"	A	L	H	"	"				
	"	"	71	"	"	"	"	"	"	"	"	"	B	H	L	"	"				
	"	"	72	"	"	"	"	"	"	"	"	"	A	H	"	"	"				
	"	"	73	"	"	"	"	"	"	"	"	"	B	L	"	"	"				
	"	"	74	"	A	"	A	"	"	"	"	"	B	L	"	"	"				

TABLE III. Group A inspection for device type 01. - Continued
 Terminal conditions (pins not designated may be $H \geq 2.0$ V or $L \leq 0.8$ V or open).

Subgroup	Symbol	MIL-STD-883 method	Case A,B,C,D	1	2	3	4	5	6	7	8	9	10	11	12	13	14	Meas. terminal	Min	Max	Unit		
			Test No.	SI	A	B	C	D	MC	GND	CLK2	CLK1	QD	C	B	A	CC						
7 $T_C = 25^\circ C$ $\frac{A}{I}, \frac{I}{L}$	Truth table test	3014	75	B	A	B	A	B	A	GND	B	B	L	Q	L	Q	L	4.5 V	6/				
	"	"	76	"	A	B	A	B	"	"	A	"	"	H	"	H	"	"					
	"	"	77	"	A	B	A	B	"	"	B	"	"	H	"	H	"	"					
	"	"	78	"	B	A	B	A	"	"	B	"	"	H	"	H	"	"					
	"	"	79	"	B	"	B	"	"	"	A	"	"	H	"	H	"	"					
	"	"	80	"	B	"	B	"	"	"	B	"	H	L	H	L	"	"					
	"	"	81	"	A	"	A	"	"	"	B	"	"	L	"	L	"	"					
	"	"	82	"	A	"	A	"	"	"	A	"	"	H	"	H	"	"					
	"	"	83	"	A	"	A	"	"	"	B	"	"	H	"	H	"	"					
	"	"	84	"	B	B	B	B	"	"	B	"	"	H	"	H	"	"					
	"	"	85	"	B	B	B	B	"	"	A	"	"	H	"	H	"	"					
	"	"	86	"	B	B	B	B	"	"	B	"	L	L	L	L	"	"					
8	Repeat subgroup 7 at $T_C = +125^\circ C$ and $T_C = -55^\circ C$.																						
9 $T_C = 25^\circ C$	f_{MAX} (Fig. 4)	87	GND						GND	GND	IN	IN	OUT				5.0 V	QD	11		MHz		
	t_{PLH} (Fig. 4)	3003	"	IN	IN	IN	IN		5.0 V	"	"	GND		OUT	OUT	OUT	"	QA	10	30	ns		
	"	89	"						"	"	"	"		OUT	OUT	OUT	"	QB	"	"	"		
	"	90	"						"	"	"	"		OUT	OUT	OUT	"	QC	"	"	"		
	"	91	"						"	"	"	"		OUT	OUT	OUT	"	QD	"	"	"		
	t_{PHL}	92	IN						GND	"	GND	IN		OUT	OUT	OUT	"	QA	"	35	"		
	"	93	"						"	"	"	"		OUT	OUT	OUT	"	QB	"	"	"		
	"	94	"						"	"	"	"		OUT	OUT	OUT	"	QC	"	"	"		
	"	95	"						"	"	"	"		OUT	OUT	OUT	"	QD	"	"	"		
	f_{MAX} (Fig. 4)	96	GND						GND	GND	IN	IN	OUT				5.0 V	QD	8		MHz		
10 $T_C = 125^\circ C$	t_{PLH} (Fig. 4)	3003	"	IN	IN	IN	IN		5.0 V	"	"	GND		OUT	OUT	OUT	"	QA	10	42	ns		
	"	98	"						"	"	"	"		OUT	OUT	OUT	"	QB	"	"	"		
	"	99	"						"	"	"	"		OUT	OUT	OUT	"	QC	"	"	"		
	"	100	"						"	"	"	"		OUT	OUT	OUT	"	QD	"	"	"		
	t_{PHL}	101	IN						GND	"	GND	IN		OUT	OUT	OUT	"	QA	"	49	"		
	"	102	"						"	"	"	"		OUT	OUT	OUT	"	QB	"	"	"		
	"	103	"						"	"	"	"		OUT	OUT	OUT	"	QC	"	"	"		
11	Same tests, terminal conditions and limits as for subgroup 10, except $T_C = -55^\circ C$.																						

See footnotes at end of device type 01.

TABLE III. Group A inspection for device type 01 - Continued.
Terminal conditions (pins not designated may be $H \geq 2.0$ V or $L \leq 0.8$ V or open).

- 1/ A = normal clock pulse, except for subgroups 7 and 8 (see 4/).
- 2/ For device type 01, with schematics incorporating a $4\text{ k}\Omega$ base resistor, the minimum and maximum limits shall be -0.5 and -1.4 mA, respectively. For schematics incorporating a $5\text{ k}\Omega$ base resistor, the minimum and maximum limits shall be -0.5 and -1.4 mA, respectively. For schematics incorporating a $6\text{ k}\Omega$ resistor, the minimum and maximum limits shall be -0.4 and -1.3 mA, respectively.
- 3/ For device type 01, with schematics incorporating a $4\text{ k}\Omega$ base resistor in the mode control input circuit, the minimum and maximum limits shall be -1.4 and -3.2 mA, respectively. For schematics incorporating a $5\text{ k}\Omega$ base resistor, the minimum and maximum limits shall be -1.0 and -2.8 mA, respectively. For schematics incorporating a $6\text{ k}\Omega$ resistor in the mode control input circuit, the minimum and maximum limits shall be -0.8 and -2.6 mA, respectively.
- 4/ For subgroups 7 and 8, A = V_{CC} , B = GND, and X = indeterminate.
- 5/ The tests in subgroups 7 and 8 shall be performed in the sequence specified.
- 6/ Output voltages shall be either:
 - (a) $H = 2.4$ V minimum and $L = 0.4$ V maximum when using a high speed checker double comparator or
 - (b) $H > 1.5$ V and $L < 1.5$ V when using a high speed checker single comparator.
- 7/ Only a summary of attribute data is required.

TABLE III. Group A inspection for device type 02.
 Terminal conditions (pins not designated may be $H > 2.0$ V or $L < 0.8$ V or open).

See footnotes at end of device type 02.

TABLE III. Group A inspection for device type 02 - Continued.

Terminal conditions (pins not designated may be $H \geq 2.0$ V or $L \leq 0.8$ V or open).

Subgroup	Symbol	MIL-STD-883 method	Cases E, F	Test limits																Meas. terminal	Min	Max	Unit	
				Test No.	CLK	P _A	B	C	CC	D	E	P EN	SI	QE	D	GND	Q _C	B	A	CLR				
1 $T_C = 25^\circ C$	I _{IH2}	3010	37	5.5 V	P	5.5 V	P	V	5.5 V _P	P			GND		Q	GND	Q	Q		CLK	100	μA		
	"	"	38					"	"							"				PA	"	"		
	"	"	39					"	"							"				PB	"	"		
	"	"	40					"	"							"				PC	"	"		
	"	"	41					"	"							"				PD	"	"		
	"	"	42					"	"							"				PE	"	"		
	"	"	43					"	"							"				SI	"	"		
	"	"	44					"	"							"				CLR	"	"		
	I _{IH3}	"	45			GND	GND	GND	"	GND	GND	2.4 V				"				P EN	200	"		
	I _{IH4}	"	46			GND	GND	GND	"	GND	GND	5.5 V				"				P EN	500	"		
"	I _{OS}	3011	47		4.5 V	4.5 V	4.5 V	"	4.5 V	4.5 V	4.5 V				"				GND	4.5 V	QA	-20	-57	mA
	"	"	48		"	"	"	"	"	"	"				"				GND	"	QB	"	"	"
	"	"	49		"	"	"	"	"	"	"				"				GND	"	QC	"	"	"
	"	"	50		"	"	"	"	"	"	"				"				GND	"	QD	"	"	"
	"	"	51		"	"	"	"	"	"	"				"				GND	"	QE	"	"	"
"	I _{CCH}	3005	52	4.5 V	"	"	"	"	"	"	"		GND			"				5.5 V	V _{CC}		68	"
"	I _{CCL}	3005	53	GND	"	"	"	"	"	"	"	GND	GND			"				GND	V _{CC}		68	"
2	Same tests, terminal conditions and limits as for subgroup 1, except $T_C = +125^\circ C$ and V_{IC} tests are omitted.																							
3	Same tests, terminal conditions and limits as for subgroup 1, except $T_C = -55^\circ C$ and V_{IC} tests are omitted.																							
7 $T_C = 25^\circ C$ <u>1, 4/</u>	Truth table	3014	54	B	B	B	B	4.5 V	B	B	B	B	B	L	L	GND	L	L	L	B	2/			
	test	"	55	"	A	B	B	"	"	"	A	A	"	"	"	"	L	L	H	"				
	<u>3/</u>	"	56	"	B	A	B	"	"	"	"	"	"	"	"	"	H	L	"	"				
	"	"	57	"	"	B	A	"	"	"	"	"	"	"	"	"	L	"	"	"				
	"	"	58	"	"	"	B	"	A	"	"	"	"	H	L	"	"	"	"					
	"	"	59	"	"	"	B	"	B	A	"	"	"	H	L	"	"	"	"					
	"	"	60	"	"	"	B	"	B	B	"	B	"	L	L	"	"	"	"					
	"	"	61	"	A	A	A	"	A	"	B	B	B	L	L	"	"	"	"	A				
	"	"	62	"	"	"	"	"	"	"	A	A	H	H	"	H	H	H	H	B				
	"	"	63	"	"	"	"	"	"	B	B	A	L	L	"	L	L	L	L	B				
	"	"	64	"	"	"	"	"	"	"	B	B	B	"	L	"	L	L	L	A				
	"	"	65	"	"	"	"	"	"	"	A	B	H	"	H	"	H	H	H	A				
	"	"	66	"	"	"	"	"	"	B	B	A	"	L	"	L	L	L	L	A				
	"	"	67	"	"	"	"	"	B	"	B	B	"	L	"	L	L	L	L	B				
	"	"	68	"	"	"	"	"	B	"	B	B	"	L	"	L	L	L	L	A				

See footnotes at end of device type 02.

TABLE III. Group A inspection for device type 02 - Continued.
Terminal conditions (pins not designated may be $H \geq 2.0$ V or $L \leq 0.8$ V or open).

Subgroup	Symbol	MIL-STD-883 method	Cases E, F	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	Meas. terminal	Test limits		
				Test No.	CLK	P _A	B	C	CC	D	E	P EN	SI	Q _E	D	GND	Q _C	B	A	CLR	Min	Max	Unit
7	Truth table	3014	69	B	A P	A P	A V	4.5 V _P	B P	B	A	B	L Q	L	GND	H Q	H Q	H	A				
TC = 25°C		"	70	"	"	"	A	"	"	"	B	A	"	"	"	H	H	H	H	A			
1/4/	test	"	71	"	"	"	B	"	"	"	B	A	"	"	"	L	L	L	L	B			
"	3/	"	72	"	"	"	"	"	"	"	B	B	"	"	"	L	L	L	L	A			
"	"	"	73	"	"	"	"	"	"	"	A	B	"	"	"	H	H	H	H	A			
"	"	"	74	"	"	"	"	"	"	"	B	A	"	"	"	H	H	H	H	A			
"	"	"	75	"	"	B	"	"	"	"	B	A	"	"	"	L	L	L	B				
"	"	"	76	"	"	"	"	"	"	"	B	B	"	"	"	L	L	L	A				
"	"	"	77	"	"	"	"	"	"	"	A	B	"	"	"	H	H	H	A				
"	"	"	78	"	"	"	"	"	"	"	B	A	"	"	"	H	H	H	A				
"	"	"	79	"	"	"	"	"	"	"	"	"	"	"	"	L	L	B					
"	"	"	80	"	"	"	"	"	"	"	"	"	"	"	"	L	L	A					
"	"	"	81	A	"	"	"	"	"	"	"	"	"	"	"	"	"	H	"				
"	"	"	82	B	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"				
"	"	"	83	A	"	"	"	"	"	"	"	"	"	"	"	"	H	"	"				
"	"	"	84	B	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"				
"	"	"	85	A	"	"	"	"	"	"	"	"	"	"	"	H	"	"	"				
"	"	"	86	B	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"				
"	"	"	87	A	"	"	"	"	"	"	"	"	"	"	H	"	"	"	"				
"	"	"	88	B	B	"	"	"	"	"	"	"	"	"	"	"	"	"	"				
"	"	"	89	A	"	"	"	"	"	"	"	"	"	H	"	"	"	"	"				
"	"	"	90	B	"	A	"	"	"	"	A	B	"	"	"	"	"	"	"				
"	"	"	91	A	"	A	"	"	"	"	"	"	"	"	"	"	"	"	L				
"	"	"	92	B	"	B	"	"	"	"	"	"	"	"	"	"	"	"	"				
"	"	"	93	A	"	"	"	"	"	"	"	"	"	"	"	"	"	L	"				
"	"	"	94	B	"	"	"	"	"	A	"	"	"	"	"	"	"	"	"				
"	"	"	95	A	"	"	"	"	A	"	"	"	"	"	"	L	"	"	"				
"	"	"	96	B	"	"	"	"	B	A	"	"	"	"	"	"	"	"	"				
"	"	"	97	A	"	"	"	"	"	A	"	"	"	L	"	"	"	"	"				
"	"	"	98	B	"	"	"	"	B	B	"	"	"	L	"	"	"	"	"				
"	"	"	99	A	A	"	"	"	"	"	A	B	"	"	"	H	"	"	"				
"	"	"	100	B	"	"	"	"	"	"	A	"	"	"	"	"	"	H	"				
"	"	"	101	A	"	"	"	"	"	"	A	"	"	"	"	"	"	"	H				
"	"	"	102	B	"	"	"	"	"	"	A	B	"	"	"	"	"	"	H				
"	"	"	103	A	"	"	"	"	"	"	A	B	"	"	"	H	"	"	"				

See footnotes at end of device type 02.

2/

TABLE III. Group A inspection for device type 02 - Continued.
 Terminal conditions (pins not designated may be $H \geq 2.0\text{ V}$ or $L \leq 0.8\text{ V}$ or open).

See footnotes at end of device type 02.

TABLE III. Group A inspection for device type 02 - Continued.

Terminal conditions (pins not designated may be $H \geq 2.0$ V or $L \leq 0.8$ V or open).

Subgroup	Symbol	MIL-STD-883 method	Cases E, F	Test limits																		
				Test No.	CLK	P _A	B	C	C _C	D	E	P _{EN}	SI	Q _E	D	GND	Q _C	B	A	CLR	Meas. terminal	Min
9 $T_C = 25^\circ\text{C}$	t _{PLH2}	3003 (Fig 5)	135	GND	4.5 V _P	4.5 V _P	4.5 V _V	5.0 V _P	4.5 V _P	4.5 V	IN		Q	GND	Q	OUT	IN	QA	8	42	ns	
			136	"				"			"			OUT	"	OUT	"	OUT	QB	"	"	"
			137	"				"			"			OUT	"	OUT	"	OUT	QC	"	"	"
			138	"				"			"			OUT	"	OUT	"	OUT	QD	"	"	"
			139	"				"			"			OUT	"	OUT	"	OUT	QE	"	"	"
	t _{PHL3}		140	"				"			"			OUT	"	OUT	"	OUT	QA	"	55	ns
			141	"				"			"			OUT	"	OUT	"	OUT	QB	"	"	"
			142	"				"			"			OUT	"	OUT	"	OUT	QC	"	"	"
			143	"				"			"			OUT	"	OUT	"	OUT	QD	"	"	"
			144	"				"			"			OUT	"	OUT	"	OUT	QE	"	"	"
10 $T_C = 125^\circ\text{C}$	f _{MAX}	(Fig 5)	145	IN				"			GND	IN	OUT		"			4.5 V	Q _E	3.5		MHz
			146	"				"			"	"	OUT	"	OUT	"	OUT	QA	8	56	ns	
			147	"				"			"	"	OUT	"	OUT	"	OUT	QB	"	"	"	
			148	"				"			"	"	OUT	"	OUT	"	OUT	QC	"	"	"	
			149	"				"			"	"	OUT	"	OUT	"	OUT	QD	"	"	"	
	t _{PHL1}		151	"				"			"	"	OUT	"	OUT	"	OUT	QA	"	"	"	
			152	"				"			"	"	OUT	"	OUT	"	OUT	QB	"	"	"	
			153	"				"			"	"	OUT	"	OUT	"	OUT	QC	"	"	"	
			154	"				"			"	"	OUT	"	OUT	"	OUT	QD	"	"	"	
			155	"				"			"	"	OUT	"	OUT	"	OUT	QE	"	"	"	
	t _{PLH2}		156	GND	4.5 V	4.5 V	4.5 V	"	4.5 V	4.5 V	IN	"	OUT	"	OUT	"	OUT	IN	QA	8	59	"
			157	"				"			"	"	OUT	"	OUT	"	OUT	QB	"	"	"	
			158	"				"			"	"	OUT	"	OUT	"	OUT	QC	"	"	"	
			159	"				"			"	"	OUT	"	OUT	"	OUT	QD	"	"	"	
			160	"				"			"	"	OUT	"	OUT	"	OUT	QE	"	"	"	
	t _{PHL3}		161	"				"			"	"	OUT	"	OUT	"	OUT	QA	"	77	"	
			162	"				"			"	"	OUT	"	OUT	"	OUT	QB	"	"	"	
			163	"				"			"	"	OUT	"	OUT	"	OUT	QC	"	"	"	
			164	"				"			"	"	OUT	"	OUT	"	OUT	QD	"	"	"	
			165	"				"			"	"	OUT	"	OUT	"	OUT	QE	"	"	"	
11	Same tests, terminal conditions and limits as for subgroup 10, except $T_C = -55^\circ\text{C}$.																					

1/ For subgroups 7 and 8, A = V_{CC} and B = GND.2/ Output voltages shall be either: (a) $H = 2.4$ V minimum and $L = 0.4$ V maximum when using a high speed checker double comparator, or (b) $H \geq 1.5$ V and $L < 1.5$ V when using a high speed checker single comparator.

3/ The tests in subgroups 7 and 8 shall be performed in the sequence specified.

4/ Only a summary of attributes data is required.

TABLE III. Group A inspection for device type 03.
Terminal conditions (pins not designated may be $H \geq 2.0$ V or $L \leq 0.8$ V or open).

Subgroup	Symbol	MIL-STD-883 method	Cases A, B, C, D	1	2	3	4	5	6	7	8	9	10	11	12	13	14	Meas. terminal	Test limits			
				Test No.	SI _A	SI _B	A	B	C	D	GND	CLK	CLR	QE	F	G	H	CC	Min	Max	Unit	
1 $T_C = 25^\circ\text{C}$	V_{OH}	3006	1	2.0 V	2.0 V	-0.4 mA	Q	-0.4 mA	Q	-0.4 mA	GND	A 1/	4.5 V	Q	Q	Q	4.5 V	QA	2.4		V	
	"	"	2	"	"	Q					"	"	"				"	QB	"		"	
	"	"	3	"	"						"	"	"				"	QC	"		"	
	"	"	4	"	"						"	"	"				"	QD	"		"	
	"	"	5	"	"						"	"	"				"	QE	"		"	
	"	"	6	"	"						"	"	"				"	QF	"		"	
	"	"	7	"	"						"	"	"				"	QG	"		"	
	"	"	8	"	"						"	"	"				"	QH	"		"	
	V_{OL}	3007	9	0.8 V	0.8 V	8 mA		8 mA		8 mA	"	"	"				"	QA		0.4	"	
	"	"	10	"	"						"	"	"				"	QB			"	
	"	"	11	"	"						"	"	"				"	QC			"	
	"	"	12	"	"						"	"	"				"	QD	"		"	
	"	"	13	"	"						"	"	"				"	QE	"		"	
	"	"	14	"	"						"	"	"				"	QF	"		"	
	"	"	15	"	"						"	"	"				"	QG	"		"	
	"	"	16	"	"						"	"	"				"	QH	"		"	
" "	V_{IC}		18	-12 mA	-12 mA						"	"					"	SI _A	"		"	
	" "		19								"	-12 mA					"	SI _B	"		"	
	" "		20								"	-12 mA					"	CLK	-1.5	"	"	
	" "		17								"	-12 mA					"	CLR	"		"	
" "	I_{IL1}	3009	21	0.4 V	5.5 V						"						5.5 V	SI _A				
	" "		22	5.5 V	0.4 V						"						"	SI _B				
	" "		23								"	0.4 V					"	CLK	7			
" "	I_{IL2}		24								"		0.4 V				"	CLR			8/	
	" "		25	2.4 V	GND						"						"	SI _A				
	" "		26	GND	2.4 V						"						"	SI _B			μA	
" "	I_{IH1}	3010	27								"						"	CLK	40	"	"	
	" "		28	5.5 V	GND						"						"	SI _A				
	" "		29	GND	5.5 V						"						"	SI _B				
" "	I_{IH2}		30								"		5.5 V				"	CLK	100	"		"
	" "		31								"		2.4 V				"	CLR	"		9/	"
	" "		32								"		5.5 V				"	CLR			10/	"

See footnotes at end of device type 03.

TABLE III. Group A inspection for device type 03 - Continued.
Terminal conditions (pins not designated may be $H \geq 2.0$ V or $L \leq 0.8$ V or open).

Subgroup	Symbol	MIL-STD-883 method	Cases A, B, C, D	1	2	3	4	5	6	7	8	9	10	11	12	13	14	Meas. terminal	Test limits		
			Test No.	SI _A	SI _B	A	B	C	D	GND	CLK	CLR	QE	F	G	H	CC		Min	Max	Unit
1 $T_C = 25^\circ C$	los	3011	33	4.5 V	4.5 V _Q	GND _Q	Q	GND	Q	GND	A	4.5 V	Q	Q	Q	V	5.5 V	QA	-10	-27.5	mA
	"	"	34	"	"						"	"					"	QB	"	"	"
	"	"	35	"	"						"	"					"	QC	"	"	"
	"	"	36	"	"						"	"					"	QD	"	"	"
	"	"	37	"	"						"	"					"	QE	"	"	"
	"	"	38	"	"						"	"					"	QF	"	"	"
	"	"	39	"	"						"	"					"	QG	"	"	"
	"	"	40	"	"						"	"					"	QH	"	"	"
	Icc1	3005	41	GND	GND						"	0.4 V	B 2/ B				"	V _{CC}		44	"
	Icc2	3005	42	GND	GND						"	2.4 V					"	V _{CC}			"
2	Same tests, terminal conditions and limits as for subgroup 1, except $T_C = +125^\circ C$ and V_{IC} tests are omitted.																				
3	Same tests, terminal conditions and limits as for subgroup 1, except $T_C = -55^\circ C$ and V_{IC} tests are omitted.																				54
7 $T_C = 25^\circ C$ <u>3/ 6/</u> <u>5/</u> <u>6/</u>	Truth table	3014	43	A	A	L	L	L	L	GND	A	B	L	L	L	L	4.5 V				
	"	"	44	"	"	L	"	"	"		A	A	"	"	"	"	"				
	"	"	45	"	"	L	"	"	"		B	"	"	"	"	"	"				
	"	"	46	"	"	H	"	"	"		A	"	"	"	"	"	"				
	"	"	47	"	"	"	"	"	"		B	"	"	"	"	"	"				
	"	"	48	"	"	"	H	"	"		A	"	"	"	"	"	"				
	"	"	49	"	"	"	"	"	"		B	"	"	"	"	"	"				
	"	"	50	"	"	"	"	H	"		A	"	"	"	"	"	"				
	"	"	51	"	"	"	"	"	"		B	"	"	"	"	"	"				
	"	"	52	"	"	"	"	"	H		A	"	"	"	"	"	"				
	"	"	53	"	"	"	"	"	"		B	"	"	"	"	"	"				
	"	"	54	"	"	"	"	"	"		A	"	H	"	"	"	"				
	"	"	55	"	"	"	"	"	"		B	"	"	"	"	"	"				
	"	"	56	"	"	"	"	"	"		A	"	"	H	"	"	"				
	"	"	57	"	"	"	"	"	"		B	"	"	"	H	"	"				
	"	"	58	"	"	"	"	"	"		A	"	"	"	H	"	"				
	"	"	59	"	"	"	"	"	"		B	"	"	"	"	H	"				
	"	"	60	"	"	"	"	"	"		A	"	"	"	"	H	"				
	"	"	61	B	"	"	"	"	"		A	"	"	"	"	H	"				
	"	"	62	"	"	"	"	"	"		B	"	"	"	"	H	"				
	"	"	63	"	"	L	"	"	"		A	"	"	"	"	H	"				
	"	"	64	"	"	L	"	"	"		B	"	"	"	"	H	"				

See footnotes at end of device type 03.

TABLE III. Group A inspection for device type 03 - Continued.
Terminal conditions (pins not designated may be $H \geq 2.0$ V or $L \leq 0.8$ V or open).

Subgroup	Symbol	MIL-STD-883 method	Cases	1	2	3	4	5	6	7	8	9	10	11	12	13	14	Meas. terminal	Test limits		
			A, B, C, D	SI _A	SI _B	A	B	C	D	GND	CLK	CLR	Q _E	F	G	H	CC		Min	Max	Unit
7	Truth table	3014	65	B	A	L	Q	L	Q	H	GND	A	A	H	Q	H	Q	H	V	4.5	V
T _C = 25°C	"	"	66	"	"	"	"	"	"	"		B	"	"	"	"	"	"	"	"	
3/ 6/	test	"	67	"	"	"	"	"	"	L		A	"	"	"	"	"	"	"	"	
"	5/	"	68	"	"	"	"	"	"	"		B	"	"	"	"	"	"	"	"	
"	"	"	69	"	"	"	"	"	"	"		A	"	"	"	"	"	"	"	"	
"	"	"	70	"	"	"	"	"	"	"		B	"	"	"	"	"	"	"	"	
"	"	"	71	"	"	"	"	"	"	"		A	"	L	"	"	"	"	"	"	
"	"	"	72	"	"	"	"	"	"	"		B	"	"	L	"	"	"	"	"	
"	"	"	73	"	"	"	"	"	"	"		A	"	"	"	L	"	"	"	"	
"	"	"	74	"	"	"	"	"	"	"		B	"	"	"	"	"	"	"	"	
"	"	"	75	"	"	"	"	"	"	"		A	"	"	"	L	"	"	"	"	
"	"	"	76	"	"	"	"	"	"	"		B	"	"	"	"	"	"	"	"	
"	"	"	77	"	"	"	"	"	"	"		A	"	"	"	"	L	"	"	"	
"	"	"	78	A	"	"	"	"	"	"		A	"	"	"	"	"	"	"	"	
"	"	"	79	"	"	"	"	"	"	"		B	"	"	"	"	"	"	"	"	
"	"	"	80	"	"	H	"	"	"	"		A	"	"	"	"	"	"	"	"	
"	"	"	81	"	"	"	"	"	"	"		B	"	"	"	"	"	"	"	"	
"	"	"	82	"	"	"	H	"	"	"		A	"	"	"	"	"	"	"	"	
"	"	"	83	"	"	"	"	H	"	"		B	"	"	"	"	"	"	"	"	
"	"	"	84	"	"	"	"	H	"	"		A	"	"	"	"	"	"	"	"	
"	"	"	85	"	"	"	"	H	"	"		B	"	"	"	"	"	"	"	"	
"	"	"	86	"	"	"	"	H	"	"		A	"	"	"	"	"	"	"	"	
"	"	"	87	"	"	"	"	H	"	"		B	"	"	"	"	"	"	"	"	
"	"	"	88	"	"	"	"	H	"	"		A	"	H	"	"	"	"	"	"	
"	"	"	89	"	"	"	"	H	"	"		B	"	H	"	"	"	"	"	"	
"	"	"	90	"	"	"	"	H	"	"		A	"	H	"	"	"	"	"	"	
"	"	"	91	"	"	"	"	H	"	"		B	"	H	"	"	"	"	"	"	
"	"	"	92	"	"	"	"	H	"	"		A	"	H	"	H	"	"	"	"	
"	"	"	93	"	"	"	"	H	"	"		B	"	H	"	H	"	"	"	"	
"	"	"	94	"	"	"	"	H	"	"		A	"	H	"	H	"	H	"	"	
"	"	"	95	"	B	"	"	H	"	"		A	"	H	"	H	"	H	"	"	
"	"	"	96	"	"	"	"	H	"	"		B	"	H	"	H	"	H	"	"	
"	"	"	97	"	"	L	"	H	"	"		A	"	H	"	H	"	H	"	"	
"	"	"	98	"	"	L	"	H	"	"		B	"	H	"	H	"	H	"	"	

See footnotes at end of device type 03.

TABLE III. Group A inspection for device type 03 - Continued.
Terminal conditions (pins not designated may be $H \geq 2.0$ V or $L \leq 0.8$ V or open).

Subgroup	Symbol	MIL-STD-883 method	Cases A, B, C, D	1	2	3	4	5	6	7	8	9	10	11	12	13	14	Meas. terminal	Test limits		
			Test No.	SI _A	SI _B	A	B	C	D	GND	CLK	CLR	Q _E	F	G	H	CC		Min	Max	Unit
7	Truth table	3014	99	A	B	L	Q	L	Q	H	GND	A	A	H	Q	H	Q	H	V	4.5V	
T _C = 25°C	"	"	100	"	"	"	"	"	"	H	"	B	"	"	"	"	"	"	"	"	
3/ Q/	test	"	101	"	"	"	"	"	"	L	"	A	"	"	"	"	"	"	"	"	
"	"	"	102	"	"	"	"	"	"	"	"	B	"	"	"	"	"	"	"	"	
"	"	"	103	"	"	"	"	"	"	"	"	A	"	"	"	"	"	"	"	"	
"	"	"	104	"	"	"	"	"	"	"	"	B	"	"	"	"	"	"	"	"	
"	"	"	105	"	"	"	"	"	"	"	"	A	"	L	"	"	"	"	"	"	
"	"	"	106	"	"	"	"	"	"	"	"	B	"	"	"	"	"	"	"	"	
"	"	"	107	"	"	"	"	"	"	"	"	A	"	"	L	"	"	"	"	"	
"	"	"	108	"	"	"	"	"	"	"	"	B	"	"	"	"	"	"	"	"	
"	"	"	109	"	"	"	"	"	"	"	"	A	"	"	"	L	"	"	"	"	
"	"	"	110	"	"	"	"	"	"	"	"	B	"	"	"	"	"	"	"	"	
"	"	"	111	"	"	"	"	"	"	"	"	A	"	"	"	"	L	"	"	"	
"	"	"	112	"	A	"	"	"	"	"	"	A	"	"	"	"	"	"	"	"	
"	"	"	113	"	"	"	"	"	"	"	"	B	"	"	"	"	"	"	"	"	
"	"	"	114	"	"	H	"	"	"	"	"	A	"	"	"	"	"	"	"	"	
"	"	"	115	"	"	"	"	"	"	"	"	B	"	"	"	"	"	"	"	"	
"	"	"	116	"	"	"	H	"	"	"	"	A	"	"	"	"	"	"	"	"	
"	"	"	117	"	"	"	"	"	"	"	"	B	"	"	"	"	"	"	"	"	
"	"	"	118	"	"	"	"	H	"	"	"	A	"	"	"	"	"	"	"	"	
"	"	"	119	"	"	"	"	"	"	"	"	B	"	"	"	"	"	"	"	"	
"	"	"	120	"	"	"	"	"	H	"	"	A	"	"	"	"	"	"	"	"	
"	"	"	121	"	"	"	"	"	"	"	"	B	"	"	"	"	"	"	"	"	
"	"	"	122	"	"	"	"	"	"	"	"	A	"	H	"	"	"	"	"	"	
"	"	"	123	"	"	"	"	"	"	"	"	B	"	"	"	"	"	"	"	"	
"	"	"	124	"	"	"	"	"	"	"	"	A	"	"	H	"	"	"	"	"	
"	"	"	125	"	"	"	"	"	"	"	"	B	"	"	"	"	"	"	"	"	
"	"	"	126	"	"	"	"	"	"	"	"	A	"	"	"	H	"	"	"	"	
"	"	"	127	"	"	"	"	"	"	"	"	B	"	"	"	"	H	"	"	"	
"	"	"	128	"	"	"	"	"	"	"	"	A	"	"	"	"	H	"	"	"	
"	"	"	129	B	B	"	"	"	"	"	"	A	"	"	"	"	"	"	"	"	
"	"	"	130	"	"	L	"	"	"	"	"	B	"	"	"	"	"	"	"	"	
"	"	"	131	"	"	L	"	"	"	"	"	A	"	"	"	"	"	"	"	"	
"	"	"	132	"	"	L	"	"	"	"	"	B	"	"	"	"	"	"	"	"	

See footnotes at end of device type 03.

TABLE III. Group A inspection for device type 03 - Continued.
 Terminal conditions (pins not designated may be H > 2.0 V or L < 0.8 V or open).

Subgroup	Symbol	MIL-STD-883 method	Cases A, B, C, D	1	2	3	4	5	6	7	8	9	10	11	12	13	14	Meas. terminal	Test limits		
			Test No.	SI _A	SI _B	A	B	C	D	GND	CLK	CLR	QE	F	G	H	CC		Min	Max	Unit
7	Truth table	3014	133	B	B	L	L	H	H	GND	A	A	H	H	H	H	4.5 V				
TC = 25°C		"	134	"	Q	Q	Q	H	"		B	"	Q	Q	Q	Q	"				
3/ 6/	test	"	135	"	"	"	"	L	"		A	"	"	"	"	"	"				
"	5/	"	136	"	"	"	"	"	"		B	"	"	"	"	"	"				
"	"	"	137	"	"	"	"	L	"		A	"	"	"	"	"	"				
"	"	"	138	"	"	"	"	"	"		B	"	"	"	"	"	"				
"	"	"	139	"	"	"	"	"	"		A	"	L	"	"	"	"				
"	"	"	140	"	"	"	"	"	"		B	"	"	"	"	"	"				
"	"	"	141	"	"	"	"	"	"		A	"	"	L	"	"	"				
"	"	"	142	"	"	"	"	"	"		B	"	"	"	"	"	"				
"	"	"	143	"	"	"	"	"	"		A	"	"	"	L	"	"				
"	"	"	144	"	"	"	"	"	"		B	"	"	"	"	"	"				
"	"	"	145	"	"	"	"	"	"		A	"	"	"	"	"	L	"			
"	"	"	146	A	A	"	"	"	"		A	"	"	"	"	"	"				
"	"	"	147	"	"	"	"	"	"		B	"	"	"	"	"	"				
"	"	"	148	"	"	H	"	"	"		A	"	"	"	"	"	"				
"	"	"	149	"	"	"	"	"	"		B	"	"	"	"	"	"				
"	"	"	150	"	"	"	H	"	"		A	"	"	"	"	"	"				
"	"	"	151	"	"	"	"	"	"		B	"	"	"	"	"	"				
"	"	"	152	"	"	"	"	"	H		A	"	"	"	"	"	"				
"	"	"	153	"	"	"	"	"	"		B	"	"	"	"	"	"				
"	"	"	154	"	"	"	"	"	"	H	"	A	"	"	"	"	"				
"	"	"	155	"	"	"	"	"	"		B	"	"	"	"	"	"				
"	"	"	156	"	"	"	"	"	"		A	"	H	"	"	"	"				
"	"	"	157	"	"	"	"	"	"		B	"	"	"	"	"	"				
"	"	"	158	"	"	"	"	"	"		A	"	"	H	"	"	"				
"	"	"	159	"	"	"	"	"	"		B	"	"	"	"	"	"				
"	"	"	160	"	"	"	"	"	"		A	"	"	"	"	H	"				
"	"	"	161	"	"	"	"	"	"		B	"	"	"	"	H	"				
"	"	"	162	"	"	"	"	"	"		A	"	"	"	L	H	"				
"	"	"	163	"	"	L	L	L	L		A	B	L	L	L	L					

TABLE III. Group A inspection for device type 03 - Continued.
Terminal conditions (pins not designated may be $H \geq 2.0$ V or $L \leq 0.8$ V or open).

Subgroup	Symbol	MIL-STD-883 method	Cases A, B, C, D	1	2	3	4	5	6	7	8	9	10	11	12	13	14	Meas. terminal	Test limits		
			Test No.	SI _A	SI _B	A	B	C	D	GND	CLK	CLR	QE	F	G	H	CC		Min	Max	Unit
9 $T_C = 25^\circ\text{C}$	f_{MAX}	(Fig 6)	164	IN	IN	Q	Q	Q	Q	GND	IN	4.5 V	Q	Q	Q	OUT _V	5.0 V	Q _H	11		MHz
	tPHL1	3003 (Fig 6)	165			OUT	OUT	OUT	OUT	"	GND	IN	"	"	"	"	"	QA	12	49	ns
	"	"	166							"	"	"	"	"	"	"	"	QB	"	"	"
	"	"	167							"	"	"	"	"	"	"	"	QC	"	"	"
	"	"	168							"	"	"	"	"	"	"	"	QD	"	"	"
	"	"	169							"	"	"	"	"	"	"	"	QE	"	"	"
	"	"	170							"	"	"	"	"	"	"	"	QF	"	"	"
	"	"	171							"	"	"	"	"	"	"	"	QG	"	"	"
	"	"	172							"	"	"	"	"	"	"	"	QH	"	"	"
	tPLH2	"	173	IN	IN	OUT	OUT	OUT	OUT	"	IN	4.5 V	"	"	"	"	"	QA	10	30	"
	"	"	174	"	"					"	"	"	"	"	"	"	"	QB	"	"	"
	"	"	175	"	"					"	"	"	"	"	"	"	"	QC	"	"	"
	"	"	176	"	"					"	"	"	"	"	"	"	"	QD	"	"	"
	"	"	177	"	"					"	"	"	"	"	"	"	"	QE	"	"	"
	"	"	178	"	"					"	"	"	"	"	"	"	"	QF	"	"	"
	"	"	179	"	"					"	"	"	"	"	"	"	"	QG	"	"	"
	"	"	180	"	"					"	"	"	"	"	"	"	"	QH	"	"	"
	tPHL2	"	181	"	"	OUT	OUT	OUT	OUT	"	"	"	"	"	"	"	"	QA	"	37	"
	"	"	182	"	"					"	"	"	"	"	"	"	"	QB	"	"	"
	"	"	183	"	"					"	"	"	"	"	"	"	"	QC	"	"	"
	"	"	184	"	"					"	"	"	"	"	"	"	"	QD	"	"	"
	"	"	185	"	"					"	"	"	"	"	"	"	"	QE	"	"	"
	"	"	186	"	"					"	"	"	"	"	"	"	"	QF	"	"	"
	"	"	187	"	"					"	"	"	"	"	"	"	"	QG	"	"	"
	"	"	188	"	"					"	"	"	"	"	"	"	"	QH	"	"	"
10 $T_C = 125^\circ\text{C}$	f_{MAX}	(Fig 6)	189	IN	IN					"	"	"				OUT	"	Q _H	9		MHz
	tPHL1	3003 (Fig 6)	190			OUT	OUT	OUT	OUT	"	GND	IN	"	"	"	"	"	QA	12	63	ns
	"	"	191							"	"	"	"	"	"	"	"	QB	"	"	"
	"	"	192							"	"	"	"	"	"	"	"	QC	"	"	"
	"	"	193							"	"	"	"	"	"	"	"	QD	"	"	"
	"	"	194							"	"	"	"	"	"	"	"	QE	"	"	"
	"	"	195							"	"	"	"	"	"	"	"	QF	"	"	"
	"	"	196							"	"	"	"	"	"	"	"	QG	"	"	"
	"	"	197							"	"	"	"	"	"	"	"	QH	"	"	"

See footnotes at end of device type 03.

TABLE III. Group A inspection for device type 03 - Continued.
Terminal conditions (pins not designated may be $H \geq 2.0$ V or $L \leq 0.8$ V or open).

Subgroup	Symbol	MIL-STD-883 method	Cases A, B, C, D	1	2	3	4	5	6	7	8	9	10	11	12	13	14	Meas. terminal	Test limits		
			Test No.	SI _A	SI _B	A	B	C	D	GND	CLK	CLR	QE	F	G	H	CC		Min	Max	Unit
10 $T_C = 125^\circ C$	tPLH2 (Fig 6)	3003	198	IN	IN	Q	OUT _Q	OUT _Q	Q	GND	IN	4.5 V	Q	Q	Q	V	5.0 V	QA	10	42	ns
		199	"	"	"					"	"	"					"	QB	"	"	"
		200	"	"				OUT	OUT	"	"	"					"	QC	"	"	"
		201	"	"						"	"	"					"	QD	"	"	"
		202	"	"						"	"	"	OUT				"	QE	"	"	"
		203	"	"						"	"	"	OUT				"	QF	"	"	"
		204	"	"						"	"	"	OUT				"	QG	"	"	"
		205	"	"						"	"	"	OUT				"	QH	"	"	"
	tPHL2	206	"	"			OUT	OUT		"	"	"					"	QA	"	52	"
		207	"	"				OUT	OUT	"	"	"					"	QB	"	"	"
		208	"	"					OUT	"	"	"					"	QC	"	"	"
		209	"	"						"	"	"	OUT				"	QD	"	"	"
		210	"	"						"	"	"	OUT				"	QE	"	"	"
		211	"	"						"	"	"	OUT				"	QF	"	"	"
		212	"	"						"	"	"	OUT				"	QG	"	"	"
		213	"	"									OUT				"	QH	"	"	"
11	Same tests, terminal conditions and limits as for subgroup 10, except $T_C = -55^\circ C$.																				

1/ A = normal clock pulse, except for subgroups 7 and 8 (see 3/).

2/ B = momentary GND, then 4.5 V to clear register prior to test, except for subgroups 7 and 8 (see 3/).

3/ For subgroups 7 and 8, A = V_{CC} and B = GND.

4/ Output voltages shall be either:

- (a) $H = 2.4$ V minimum and $L = 0.4$ V maximum when using a high speed checker double comparator, or
- (b) $H \geq 1.5$ V and $L < 1.5$ V when using a high speed checker single comparator.

5/ The tests in subgroups 7 and 8 shall be performed in the sequence specified.

6/ Only a summary of attributes data is required.

7/ For schematics incorporating $4.5\text{ k}\Omega$ base resistors, the minimum and maximum limits shall be -0.6 and -1.5 mA, respectively.

For schematics incorporating $6\text{ k}\Omega$ base resistors, the minimum and maximum limits shall be -0.4 and -1.3 mA, respectively.

8/ For device type 03, schematic circuits A, D, E and F, the minimum and maximum limits shall be -0.7 and -1.6 mA, respectively.

For schematic circuit B, the minimum and maximum limits shall be -0.8 and -2.6 mA, respectively.

For schematic circuit C, the minimum and maximum limits shall be -0.6 and -1.5 mA, respectively.

9/ For device type 03, schematics circuits A, C, D, E and F, the maximum limits shall be $40\text{ }\mu\text{A}$. For schematic circuit B, the maximum limits shall be $80\text{ }\mu\text{A}$.

10/ For device type 03, schematics circuits A, C, D, E and F, the maximum limits shall be $100\text{ }\mu\text{A}$. For schematic circuit B, the maximum limits shall be $200\text{ }\mu\text{A}$.

TABLE III. Group A inspection for device type 04.
Terminal conditions (pins not designated may be $H \geq 2.0$ V or $L \leq 0.8$ V or open).

Subgroup	Symbol	MIL-STD-883 method	Cases E, F	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	Meas. terminal	Test limits		
			Test No.	S/L	CLK	E	F	G	H	\bar{Q}_H	GND	Q_H	SI	A	B	C	D	CLKI	V_{CC}		Min	Max	Unit
1 $T_C = 25^\circ C$	V_{OH}	3006	1	0.8 V					2.0 V 0.8 V	-8 mA	GND "	-8 mA							4.5 V	Q_H \bar{Q}_H	2.4		V
	V_{OH}	3006	2	"																"	2.4		"
	V_{OL}	3007	3	"					2.0 V	16 mA	"								"	\bar{Q}_H		0.4	"
	V_{OL}	3007	4	"					0.8 V		"	16 mA							"	Q_H			"
	V_{IC}	5	6	-12 mA	-12 mA						"								"	S/L	-1.5		"
	"		7								"								"	CLK	0.4	"	"
	"		8								"								"	SI		"	"
	"		9								"								"	CLKI		"	"
	"		10								"								"	A		"	"
	"		11								"								"	B		"	"
	"		12								"								"	C		"	"
	"		13								"								"	D		"	"
	"		14								"								"	E		"	"
	"		15								"								"	F		"	"
	"		16								"								"	G		"	"
	"		17	0.4 V		4.5 V					"								4.5 V	5.5 V	S/L	-1.2	-3.9
	I_{IL1}	3009	18		4.5 V GND																		
	I_{IL2}	"	19																				
	"	"	20																				
	"	"	21																				
	"	"	22																				
	"	"	23																				
	"	"	24																				
	"	"	25																				
	"	"	26																				
	"	"	27																				
	I_{IL3}	"	28	4.5 V		0.4 V															CLK		6/

See footnotes at end of device type 04.

TABLE III. Group A inspection for device type 04 - Continued.
 Terminal conditions (pins not designated may be H > 2.0 V or L < 0.8 V or open).

See footnotes at end of device type 04.

TABLE III. Group A inspection for device type 04 - Continued.
Terminal conditions (pins not designated may be $H \geq 2.0$ V or $L \leq 0.8$ V or open).

Subgroup	Symbol	MIL-STD-883 method	Cases E, F	Test limits																		
				Test No.	S/L	CLK	E	F	G	H	\bar{Q}_H	GND	Q_H	SI	A	B	C	D	CLKI	V _{CC}	Meas. terminal	Min
7	Truth	3014	60	A	A	A	A	A	A	H	GND	L	A	A	A	A	A	B	4.5 V	3/		
$T_C = 25^\circ C$	table	"	61	"	B	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"		
$2/5/$	test	"	62	"	A	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"		
"	<u>4/</u>	"	63	"	B	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"		
"	"	"	64	"	A	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"		
"	"	"	65	"	B	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"		
"	"	"	66	"	A	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"		
"	"	"	67	"	B	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"		
"	"	"	68	"	A	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"		
"	"	"	69	"	B	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"		
"	"	"	70	"	A	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"		
"	"	"	71	"	B	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"		
"	"	"	72	"	A	"	"	"	"	"	L	"	H	A	"	"	"	"	"	"		
"	"	"	73	"	B	"	"	"	"	"	"	"	"	"	B	"	"	"	"	"		
"	"	"	74	"	A	"	"	"	"	"	"	"	"	"	B	"	"	"	"	"		
"	"	"	75	"	B	"	"	"	"	"	"	"	"	"	A	"	"	"	"	"		
"	"	"	76	"	A	"	"	"	"	"	"	"	"	"	A	"	"	"	"	"		
"	"	"	77	"	B	"	"	"	"	"	"	"	"	"	B	"	"	"	"	"		
"	"	"	78	"	A	"	"	"	"	"	"	"	"	"	B	"	"	"	"	"		
"	"	"	79	"	B	"	"	"	"	"	"	"	"	"	A	"	"	"	"	"		
"	"	"	80	"	A	"	"	"	"	"	"	"	"	"	A	"	"	"	"	"		
"	"	"	81	"	B	"	"	"	"	"	"	"	"	"	B	"	"	"	"	"		
"	"	"	82	"	A	"	"	"	"	"	"	"	"	"	B	"	"	"	"	"		
"	"	"	83	"	B	"	"	"	"	"	"	"	"	"	A	"	"	"	"	"		
"	"	"	84	"	A	"	"	"	"	"	"	"	"	"	A	"	"	"	"	"		
"	"	"	85	"	B	"	"	"	"	"	"	"	"	"	B	"	"	"	"	"		
"	"	"	86	"	A	"	"	"	"	"	"	"	"	"	B	"	"	"	"	"		
"	"	"	87	"	B	"	"	"	"	"	"	"	"	"	A	"	"	"	"	"		
"	"	"	88	"	A	"	"	"	"	"	H	"	L	"	"	"	"	"	"	"		
"	"	"	89	"	A	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"		
"	"	"	90	"	A	"	"	"	"	"	"	"	"	"	"	"	"	"	A	"		
"	"	"	91	"	B	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"		
"	"	"	92	"	A	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"		
"	"	"	93	"	B	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"		
"	"	"	94	"	A	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"		

See footnotes at end of device type 04.

TABLE III. Group A inspection for device type 04 - Continued.

Terminal conditions (pins not designated may be $H \geq 2.0$ V or $L \leq 0.8$ V or open).

Subgroup	Symbol	MIL-STD-883 method	Cases E, F	Test limits																			
				Test No.	S/L	CLK	E	F	G	H	$\bar{Q}H$	GND	QH	SI	A	B	C	D	CLKI	V _{CC}	Meas. terminal	Min	Max
7 $T_C = 25^\circ C$ <u>2/5/</u>	Truth table	3014	95	A	B	A	A	A	A	H	GND	L	B	A	A	A	A	B	4.5 V	3/			
	test	"	96	"	A	"	"	"	"	L	"	H	B	"	"	"	"	"	"				
	"	4/	97	"	B	"	"	"	"	L	"	H	A	"	"	"	"	"	"				
	"	"	98	"	A	"	"	"	"	H	"	L	A	"	"	"	"	"	"				
	"	"	99	"	B	"	"	"	"	H	"	L	B	"	"	"	"	"	"				
	"	"	100	"	A	"	"	"	"	L	"	H	B	"	"	"	"	"	"				
	"	"	101	"	B	"	"	"	"	L	"	H	A	"	"	"	"	"	"				
	"	"	102	"	A	"	"	"	"	H	"	L	A	"	"	"	"	"	"				
	"	"	103	"	B	"	"	"	"	H	"	L	B	"	"	"	"	"	"				
	"	"	104	"	A	"	"	"	"	L	"	H	B	"	"	"	"	"	"				
	"	"	105	"	B	"	"	"	"	L	"	H	A	"	"	"	"	"	"				
	"	"	106	"	A	"	"	"	"	H	"	L	A	"	"	"	"	"	"				
	"	"	107	"	B	"	"	"	"	H	"	L	B	"	"	"	"	"	"				
	"	"	108	"	A	"	"	"	"	L	"	H	B	"	"	"	"	"	"				
	"	"	109	B	B	"	B	"	B	H	"	L	A	"	B	"	B	"	"				
	"	"	110	"	A	"	"	"	"	H	"	"	"	"	"	"	"	"	"				
	"	"	111	"	B	"	"	"	"	H	"	"	"	"	"	"	"	"	"				
	"	"	112	"	A	"	"	"	"	H	"	"	"	"	"	"	"	"	"				
	"	"	113	"	B	"	"	"	"	H	"	"	"	"	"	"	"	"	"				
	"	"	114	"	A	"	"	"	"	H	"	"	"	"	"	"	"	"	"				
	"	"	115	A	A	"	"	"	"	H	"	"	"	"	"	"	"	"	"				
	"	"	116	"	B	"	"	"	"	H	"	"	B	"	"	"	"	"	"				
	"	"	117	"	A	"	A	"	A	L	"	H	B	"	A	"	A	"	"				
	"	"	118	"	B	"	"	"	"	L	"	H	A	"	"	"	"	"	"				
	"	"	119	"	A	"	"	"	"	H	"	L	A	"	"	"	"	"	"				
	"	"	120	"	B	"	"	"	"	H	"	L	B	"	"	"	"	"	"				
	"	"	121	"	A	"	"	"	"	L	"	H	B	"	"	"	"	"	"				
	"	"	122	"	B	"	"	"	"	L	"	H	A	"	"	"	"	"	"				
	"	"	123	"	A	"	"	"	"	H	"	L	A	"	"	"	"	"	"				
	"	"	124	"	B	"	"	"	"	H	"	L	B	"	"	"	"	"	"				
	"	"	125	"	A	"	"	"	"	L	"	H	B	"	"	"	"	"	"				
	"	"	126	"	B	"	"	"	"	L	"	H	A	"	"	"	"	"	"				
	"	"	127	"	A	"	"	"	"	H	"	L	A	"	"	"	"	"	"				
	"	"	128	"	B	"	"	"	"	H	"	L	B	"	"	"	"	"	"				
	"	"	129	"	A	"	"	"	"	L	"	H	B	"	"	"	"	"	"				

See footnotes at end of device type 04.

TABLE III. Group A inspection for device type 04 - Continued.
Terminal conditions (pins not designated may be $H \geq 2.0$ V or $L \leq 0.8$ V or open).

Subgroup	Symbol	MIL-STD-883 method	Cases E, F	Test limits																			
				Test No.	S/L	CLK	E	F	G	H	$\bar{Q}H$	GND	QH	SI	A	B	C	D	CLKI	V _{CC}	Meas. terminal	Min	Max
$T_C = 25^\circ C$	7	Truth table	3014	130	A	B	A	A	A	A	L	GND	H	A	A	A	A	A	B	4.5 V	3/		
			"	131	"	A	A	"	A	"	H	"	L	"	"	"	"	"	"	"			
		2/ 5/	test	"	132	B	B	B	"	B	"	L	"	H	"	B	"	B	"	"	"		
			4/	"	133	"	A	"	"	"	"	"	"	"	"	"	"	"	"	"	"		
			"	"	134	"	B	"	"	"	"	"	"	"	"	"	"	"	"	"	"		
			"	"	135	"	A	"	"	"	"	"	"	"	"	"	"	"	"	"	"		
			"	"	136	"	B	"	"	"	"	"	"	"	"	"	"	"	"	"	"		
			"	"	137	"	A	"	"	"	"	"	"	"	"	"	"	"	"	"	A		
			"	"	138	A	A	"	"	"	"	"	"	"	"	"	"	"	"	"	A		
			"	"	139	"	B	"	"	"	"	"	"	"	B	"	"	"	"	"	B		
			"	"	140	"	A	A	"	A	"	H	"	L	"	A	"	A	"	"	"		
			"	"	141	"	B	"	"	"	"	H	"	L	"	"	"	"	"	"	"		
			"	"	142	"	A	"	"	"	"	L	"	H	"	"	"	"	"	"	"		
			"	"	143	"	B	"	"	"	"	L	"	H	"	"	"	"	"	"	"		
			"	"	144	"	A	"	"	"	"	H	"	L	"	"	"	"	"	"	"		
			"	"	145	"	B	"	"	"	"	H	"	L	"	"	"	"	"	"	"		
			"	"	146	"	A	"	"	"	"	L	"	H	"	"	"	"	"	"	"		
			"	"	147	"	B	"	"	"	"	L	"	H	"	"	"	"	"	"	"		
			"	"	148	"	A	"	"	"	"	H	"	L	"	"	"	"	"	"	"		
			"	"	149	"	B	"	"	"	"	H	"	L	"	"	"	"	"	"	"		
			"	"	150	"	A	"	"	"	"	L	"	H	"	"	"	"	"	"	"		
			"	"	151	"	B	"	"	"	"	L	"	H	"	"	"	"	"	"	"		
			"	"	152	"	A	"	"	"	"	H	"	L	"	"	"	"	"	"	"		
			"	"	153	"	B	"	"	"	"	H	"	L	"	"	"	"	"	"	"		
			"	"	154	"	A	"	"	"	"	H	"	L	"	"	"	"	"	"	"		
			"	"	155	"	B	"	"	"	"	H	"	L	"	"	"	"	"	"	"		
			"	"	156	"	A	"	"	"	"	H	"	L	"	"	"	"	"	"	"		
			"	"	157	"	B	"	"	"	"	H	"	L	"	"	"	"	"	"	"		
			"	"	158	"	A	"	"	"	"	H	"	L	"	"	"	"	"	"	"		
			"	"	159	"	B	"	"	"	"	H	"	L	"	"	"	"	"	"	"		
			"	"	160	"	A	"	"	"	"	H	"	L	"	"	"	"	"	"	"		
			"	"	161	"	B	"	"	"	"	H	"	L	"	"	"	"	"	"	"		
			"	"	162	"	A	"	"	"	"	H	"	L	"	"	"	"	"	"	"		
			"	"	163	"	B	"	"	"	"	H	"	L	"	"	"	"	"	"	"		
			"	"	164	"	A	"	"	"	"	H	"	L	"	"	"	"	"	"	"		

See footnotes at end of device type 04.

TABLE III. Group A inspection for device type 04 - Continued.
Terminal conditions (pins not designated may be $H \geq 2.0$ V or $L \leq 0.8$ V or open).

Subgroup	Symbol	MIL-STD-883 method	Cases E, F	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	Meas. terminal	Test limits			
			Test No.	S/L	CLK	E	F	G	H	\bar{Q}_H	GND	Q_H	SI	A	B	C	D	CLKI	V _{CC}		Min	Max	Unit	
7 $T_C = 25^\circ C$ <u>2/ 5/</u>	Truth table	3014	165	A	B	A	A	A	H	GND	L	A	A	A	A	A	B	4.5 V	<u>3/</u>					
	"	"	166	"	A	"	"	"	"	"	"	"	"	"	"	"	"	"	"					
	test	"	167	"	B	"	"	"	"	"	"	"	"	"	"	"	"	"	"					
	"	4/	168	"	A	"	"	"	"	"	"	"	"	"	"	"	"	"	"					
	"	"	169	B	B	"	"	"	"	L	"	H	"	"	"	"	"	"	"					
	"	"	170	A	B	"	"	"	"	"	"	"	"	"	"	"	"	"	"					
	"	"	171	"	A	"	"	"	"	"	"	"	"	"	"	"	"	"	"					
	"	"	172	"	B	"	"	"	"	"	"	"	"	B	"	"	"	"	"					
	"	"	173	"	A	"	"	"	"	"	"	"	"	"	"	"	"	"	"					
	"	"	174	"	B	"	"	"	"	"	"	"	"	"	"	"	"	"	"					
	"	"	175	"	A	"	"	"	"	"	"	"	"	"	"	"	"	"	"					
	"	"	176	"	B	"	"	"	"	"	"	"	"	"	"	"	"	"	"					
	"	"	177	"	A	"	"	"	"	"	"	"	"	"	"	"	"	"	"					
	"	"	178	"	B	"	"	"	"	"	"	"	"	"	"	"	"	"	"					
	"	"	179	"	A	"	"	"	"	"	"	"	"	"	"	"	"	"	"					
	"	"	180	"	B	"	"	"	"	"	"	"	"	"	"	"	"	"	"					
	"	"	181	"	A	"	"	"	"	"	"	"	"	"	"	"	"	"	"					
	"	"	182	"	B	"	"	"	"	"	"	"	"	"	"	"	"	"	"					
	"	"	183	"	A	"	"	"	"	"	"	"	"	"	"	"	"	"	"					
	"	"	184	B	"	"	"	"	B	H	"	L	"	"	"	"	"	"	"					
	"	"	185	A	"	"	"	"	B	H	"	L	"	"	"	"	"	"	"					
	"	"	186	B	"	"	"	B	A	L	"	H	"	"	"	"	"	"	"					
	"	"	187	A	"	"	"	B	A	L	"	H	"	"	"	"	"	"	"					
8	Repeat subgroup 7 at $T_C = +125^\circ C$ and $T_C = -55^\circ C$.																							
9	f_{MAX}	(Fig 7)	188	IN	IN	GND	GND	GND	GND	IN	GND	OUT	IN	GND	GND	GND	GND	GND	5.0 V	Q_H	18		MHz	
$T_C = 25^\circ C$	t_{PLH1}	3003	189	IN	GND	GND	GND	GND	GND	IN	"	OUT	GND	GND	GND	GND	GND	GND	"	S/L to \bar{Q}_H	6	35	ns	
	t_{PHL1}	(Fig 7)	190	IN	GND	GND	GND	GND	GND	IN	OUT	"	OUT	GND	GND	GND	GND	GND	"	S/L to Q_H	7	44	"	
	t_{PLH2}	"	191	5.0 V	IN						OUT	"	OUT	IN						"	CLK to Q_H	5	28	"
	t_{PHL2}	"	192	5.0 V	IN						OUT	"	OUT	IN						"	CLK to \bar{Q}_H	6	35	"
	t_{PLH3}	"	193	GND	GND	GND	GND	GND	GND	IN	"	OUT	GND	GND	GND	GND	GND	GND	"	H to Q_H	5	21	"	
	t_{PHL3}	"	194	"	"	"	"	"	"		OUT	"	OUT	"	"	"	"	"	"	"	H to \bar{Q}_H	7	40	"
	t_{PLH4}	"	195	"	"	"	"	"	"		OUT	"	OUT	"	"	"	"	"	"	"	H to \bar{Q}_H	6	31	"
	t_{PHL4}	"	196	"	"	"	"	"	"		OUT	"	OUT	"	"	"	"	"	"	"	H to \bar{Q}_H	6	31	"

See footnotes at end of device type 04.

TABLE III. Group A inspection for device type 04 - Continued.
Terminal conditions (pins not designated may be $H \geq 2.0$ V or $L \leq 0.8$ V or open).

Subgroup	Symbol	MIL-STD-883 method	Cases E, F	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	Meas. terminal	Test limits			
			Test No.	S/L	CLK	E	F	G	H	\bar{Q}_H	GND	Q_H	SI	A	B	C	D	CLKI	V_{CC}		Min	Max	Unit	
$T_C = 125^\circ C$	f_{MAX}	(Fig 7)	197	IN	IN	GND	GND	GND	GND		GND	OUT	IN	GND	GND	GND	GND	GND	5.0 V	Q_H	14		MHz	
	t_{PLH1}	3003	198	IN	GND	GND	GND	GND	IN	"	OUT	"		GND	GND	GND	GND	GND	"	S/L to Q_H	10	40	ns	
	t_{PHL1}	(Fig 7)	199	IN	GND	GND	GND	GND	IN	OUT	"	OUT	"	GND	GND	GND	GND	GND	"	S/L to \bar{Q}_H	11	60	"	
	t_{PLH2}	"	200	5.0 V	IN					OUT	"	OUT	IN						IN	"	CLK to Q_H	6	37	"
	t_{PHL2}	"	201	5.0 V	IN					OUT	"	OUT	IN						IN	"	CLK to \bar{Q}_H	10	47	"
	t_{PLH3}	"	202	GND	GND	GND	GND	GND	IN	"	OUT	GND	GND	GND	GND	GND	GND	GND	"	H to Q_H	5	27	"	
	t_{PHL3}	"	203	"	"	"	"	"	"	OUT	"	OUT	"	"	"	"	"	"	"	H to \bar{Q}_H	11	54	"	
	t_{PLH4}	"	204	"	"	"	"	"	"	OUT	"	OUT	"	"	"	"	"	"	"	H to \bar{Q}_H	10	41	"	
	t_{PHL4}	"	205	"	"	"	"	"	"	OUT	"	OUT	"	"	"	"	"	"	"	H to \bar{Q}_H	10	41	"	
11	Same tests, terminal conditions, and limits as for subgroup 10, except $T_C = -55^\circ C$.																							

1/ C = after all other input conditions, but prior to measurement, apply momentary GND, then 4.5 V.
 2/ For subgroups 7 and 8, A = V_{CC} and B = GND.
 3/ Output voltages shall be either:
 (a) $H = 2.4$ V minimum and $L = 0.4$ V maximum when using a high speed checker double comparator, or
 (b) $H \geq 1.5$ V and $L < 1.5$ V when using a high speed checker single comparator.
 4/ The tests in subgroups 7 and 8 shall be performed in the sequence specified.
 5/ Only a summary of attributes data is required.
 6/ For device type 04, schematics incorporating a 4 k Ω base resistor in the clock input circuit, the minimum and maximum limits shall be -0.7 and -1.6 mA, respectively.
 For schematics incorporating a 6 k Ω base resistor in the clock input circuit, the minimum and maximum limits shall be -0.4 and -1.3 mA, respectively.

TABLE III. Group A inspection for device type 05.
Terminal conditions (pins not designated may be $H \geq 2.0$ V or $L \leq 0.8$ V or open).

Subgroup	Symbol	MIL-STD-883 method	Cases E, F	Test limits																				
				Test No.	CLR	SR	A	B	C	D	SL	GND	S0	S1	CLK	QD	C	B	A	CC	Meas. terminal	Min	Max	Unit
$T_C = 25^\circ C$	V_{OH}	3006	1	2.0 V		2.0 V	2.0 V	2.0 V	2.0 V			GND	2.0 V	2.0 V	A 1/	Q	Q	-0.8 mA	-0.8 mA	4.5 V	QA	2.4		V
	"	3006	2	"		"	"	"	"				"	"	"	-0.8 mA					QA	"		"
	"	"	3	"		"	"	"	"				"	"	"	-0.8 mA					QB	"		"
	"	"	4	"		"	"	"	"		"		"	"	"	-0.8 mA					QC	"		"
	"	"																		QD	"		"	
	V_{OL}	3007	5	"		0.8 V	0.8 V	0.8 V	0.8 V				"	"	"	"			16 mA		QA		0.4	"
	"	"	6	"		"	"	"	"				"	"	"				16 mA		QB		"	"
	"	"	7	"		"	"	"	"				"	"	"				16 mA		QC		"	"
	"	"	8	"		"	"	"	"		"		"	"	"				16 mA		QD		"	"
	V_{IC}		9	-12 mA									"	"							CLR	"	-1.5	"
	"		10		-12 mA								"	"							SR	"	"	"
	"		11			-12 mA							"	"							A	"	"	"
	"		12				-12 mA						"	"							B	"	"	"
	"		13					-12 mA					"	"							C	"	"	"
	"		14						-12 mA				"	"							D	"	"	"
	"		15							-12 mA			"	"							SL	"	"	"
	"		16								-12 mA		"	"							S0	"	"	"
	"		17									-12 mA	"	"							S1	"	"	"
	"		18										"	"							CLK	"	"	"
	I_{IL1}	3009	19	0.4 V	0.4 V								"							5.5 V	CLR	-0.4	-1.3	mA
	"	"	20			0.4 V														SR	"	"	"	"
	"	"	21				0.4 V													A	"	"	"	"
	"	"	22					0.4 V												B	"	"	"	"
	"	"	23						0.4 V											C	"	"	"	"
	"	"	24							0.4 V										D	"	"	"	"
	"	"	25																	SL	"	"	"	"
	I_{IL2}	"	26																	SO	"	$Z/$	"	"
	I_{IL2}	"	27																	S1	"	$Z/$	"	"
	I_{IL3}	"	28	5.5 V																CLK	-0.7	-1.6	"	"

See footnotes at end of device type 05.

TABLE III. Group A inspection for device type 05 - Continued.
Terminal conditions (pins not designated may be $H \geq 2.0$ V or $L \leq 0.8$ V or open).

Subgroup	Symbol	MIL-STD-883 method	Cases E, F	Test limits																			
				Cases E, F	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	Meas. terminal	Min	Max
Test No.	CLR	SR	A	B	C	D	SL	GND	S0	S1	CLK	QD	C	B	A	CC							
1 $T_C = 25^\circ C$	I_{IH1}	3010	29	2.4 V	2.4 V	2.4 V	2.4 V	GND				Q	Q	Q	V	5.5 V	CLR		40	μA			
	"	"	30					"									"	SR		"	"		
	"	"	31					GND	5.5 V								"	A		"	"		
	"	"	32					"	GND								"	B		"	"		
	"	"	33					"	"								"	C		"	"		
	"	"	34					"	"								"	D		"	"		
	"	"	35					"	5.5 V								"	SL		"	"		
	"	"	36					"	2.4 V								"	S0		"	"		
	"	"	37					"									"	S1		"	"		
	"	"	38					"									"	CLK		"	"		
69	I_{IH2}	"	39	5.5 V	5.5 V	5.5 V	5.5 V	"									"	CLR		100	"		
	"	"	40					"									"	SR		"	"		
	"	"	41					"									"	A		"	"		
	"	"	42					"									"	B		"	"		
	"	"	43					"									"	C		"	"		
	"	"	44					"									"	D		"	"		
	"	"	45					"	5.5 V								"	SL		"	"		
	"	"	46					"	5.5 V								"	S0		"	"		
	"	"	47					"									"	S1		"	"		
	"	"	48					"									"	CLK		"	"		
"	I_{OS}	3011	49	5.5 V	5.5 V	5.5 V	5.5 V	"	5.5 V	5.5 V	A					"	QA	-20	-57	mA			
	"	"	50	"				"	"	"	"					"	QB	"	"	"			
	"	"	51	"				"	"	"	"					"	QC	"	"	"			
	"	"	52	"				"	"	"	"					"	QD	"	"	"			
	I_{CC}	3005	53	"	5.5 V	GND	GND	GND	GND	5.5 V	"					"	VCC		63	"			
2	Same tests, terminal conditions, and limits as subgroup 1 except $T_C = 125^\circ C$ and V_{IC} tests are omitted.																						
3	Same tests, terminal conditions, and limits as subgroup 1 except $T_C = -55^\circ C$ and V_{IC} tests are omitted.																						
7 $T_C = 25^\circ C$ 3/ 6/ " 5/ " 58 " 59 " 60	Truth table	3014	54	B 2/	B 2/	A 1/	B 2/	A 1/	B 2/	B 2/	GND	A 1/	A 1/	A 1/	L	L	L	L	5.0 V		4/		
	"	"	55	A	"	"	"	"	"	"	"	"	"	"	A	"	L	"	L	"			
	"	"	56	"	"	"	"	"	"	"	"	"	"	"	B	"	L	"	L	"			
	"	"	57	"	"	"	"	"	"	"	"	"	"	"	A	"	H	"	H	"			
	"	"	58	"	"	B	A	B	A	"	"	"	"	"	A	"	H	"	H	"			
	"	"	59	"	"	B	"	B	"	"	"	"	"	"	B	"	H	"	H	"			
"	"	"	60	"	"	B	"	B	"	"	"	"	"	"	A	H	L	H	L	"			

See footnotes at end of device type 05.

TABLE III. Group A inspection for device type 05 - Continued.
Terminal conditions (pins not designated may be $H \geq 2.0$ V or $L \leq 0.8$ V or open).

Subgroup	Symbol	MIL-STD-883 method	Cases E, F	Test limits																Meas. terminal	Min	Max	Unit	
				Test No.	CLR	SR	A	B	C	D	SL	GND	S0	S1	CLK	QD	C	B	A	CC				
7	Truth	3014	61	A	B	A	A	A	A	B	GND	A	A	A	H	Q	L	Q	H	Q	L	V	5.0 V	
$T_C = 25^\circ C$	table	"	62	"	"	"	"	"	"	"	"	"	"	"	"	B	"	L	"	L	"	"	"	
$3/6/$	test	"	63	"	"	"	"	"	"	"	"	"	"	"	"	A	"	H	"	H	"	"	"	
"	<u>5/</u>	"	64	"	"	"	"	"	"	"	"	"	B	B	A	"	"	"	"	"	"	"	"	
"	"	"	65	"	"	"	"	B	"	B	"	"	"	"	A	"	"	"	"	"	"	"	"	
"	"	"	66	"	"	"	"	"	"	"	"	"	"	"	B	"	"	"	"	"	"	"	"	
"	"	"	67	"	"	"	"	"	"	"	"	"	"	"	A	"	"	"	"	"	"	"	"	
"	"	"	68	B	"	"	"	"	"	"	"	"	"	"	"	"	L	L	L	L	L	"	"	
"	"	"	69	A	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	
"	"	"	70	"	"	"	A	"	"	A	"	"	"	"	"	"	"	"	"	"	"	"	"	
"	"	"	71	"	"	"	"	"	"	"	"	"	"	"	"	B	"	"	"	"	"	"	"	
"	"	"	72	"	"	"	"	"	"	"	"	"	"	"	"	A	"	"	"	"	"	"	"	
"	"	"	73	"	"	"	"	"	"	"	"	"	A	"	A	"	"	"	"	"	"	"	"	
"	"	"	74	"	A	B	B	B	"	B	"	"	"	"	A	"	A	"	"	"	"	"	"	
"	"	"	75	"	A	"	"	"	"	"	"	"	"	"	"	B	"	"	"	"	"	"	"	
"	"	"	76	"	A	"	"	"	"	"	"	"	"	"	A	"	"	"	"	H	"	"	"	
"	"	"	77	"	B	"	"	"	"	"	"	"	"	"	A	"	A	"	"	H	"	"	"	
"	"	"	78	"	B	"	"	"	"	"	"	"	"	"	B	"	"	"	"	H	"	"	"	
"	"	"	79	"	B	"	"	"	"	"	"	"	"	"	A	"	"	H	L	"	"	"	"	
"	"	"	80	"	A	"	"	"	"	"	"	"	"	"	A	"	"	H	L	"	"	"	"	
"	"	"	81	"	A	"	"	"	"	"	"	"	"	"	B	"	"	H	L	"	"	"	"	
"	"	"	82	"	A	"	"	"	"	"	"	"	"	"	A	"	H	L	H	"	"	"	"	
"	"	"	83	"	B	"	"	"	"	"	"	"	"	"	A	"	H	L	H	"	"	"	"	
"	"	"	84	"	B	"	"	"	"	"	"	"	"	"	B	"	H	L	H	"	"	"	"	
"	"	"	85	"	B	"	"	"	"	"	"	"	"	"	A	H	L	H	L	"	"	"	"	
"	"	"	86	"	A	"	"	"	"	"	"	"	"	"	A	H	L	H	H	L	"	"	"	
"	"	"	87	"	A	"	"	"	"	"	"	"	"	"	B	H	L	H	H	L	"	"	"	
"	"	"	88	"	A	"	"	"	"	"	"	"	"	"	A	L	H	L	H	L	H	"	"	
"	"	"	89	"	B	"	"	"	"	"	"	"	"	"	B	L	H	L	H	L	H	"	"	
"	"	"	90	"	"	"	"	"	"	"	"	"	"	"	A	H	L	H	L	H	L	"	"	
"	"	"	91	"	"	"	"	"	"	"	"	"	"	"	B	H	L	H	L	H	L	"	"	
"	"	"	92	"	"	"	"	"	"	"	"	"	"	"	A	L	H	L	H	L	H	"	"	
"	"	"	93	"	"	"	"	"	"	"	"	"	"	"	B	L	H	"	"	"	"	"	"	
"	"	"	94	"	"	"	"	"	"	"	"	"	"	"	"									

See footnotes at end of device type 05.

TABLE III. Group A inspection for device type 05 - Continued.
 Terminal conditions (pins not designated may be $H \geq 2.0$ V or $L \leq 0.8$ V or open).

See footnotes at end of device type 05.

TABLE III. Group A inspection for device type 05 - Continued.

Terminal conditions (pins not designated may be $H \geq 2.0$ V or $L \leq 0.8$ V or open).

Subgroup	Symbol	MIL-STD-883 method	Cases E, F	Test limits																Meas. terminal	Min	Max	Unit
				Test No.	CLR	SR	A	B	C	D	SL	GND	S0	S1	CLK	QD	C	B	A	CC			
9 $T_C = 25^\circ C$	f_{MAX} (Fig 8)	124	B	IN	GND	GND	GND	GND	GND	GND	GND	5.0 V	GND	IN	Q	Q	Q	OUT _V	5.0 V	QA	11		MHz
	t_{PHL1} 3003 (Fig 8)	125	IN		5.0 V	5.0 V	5.0 V	5.0 V				"	"	5.0 V	"		OUT	"	CLR to QA	7	34	ns	
	"	126	"		"	"	"	"				"	"	"	"		OUT	"	CLR to QB	"	"	"	
	"	127	"		"	"	"	"				"	"	"	"		OUT	"	CLR to QC	"	"	"	
	"	128	"		"	"	"	"				"	"	"	"		OUT	"	CLR to QD	"	"	"	
	t_{PLH2}	129	B		IN	"	"	"				"	"	"	"			OUT	"	CLK to QA	"	26	"
	"	130	"		5.0 V	IN	"	"				"	"	"	"		OUT	"	CLK to QB	"	"	"	
	"	131	"		5.0 V	5.0 V	IN	"				"	"	"	"		OUT	"	CLK to QC	"	"	"	
	"	132	"		5.0 V	5.0 V	5.0 V	IN				"	"	"	"		OUT	"	CLK to QD	"	"	"	
	t_{PHL2}	133	5.0 V		IN	5.0 V	5.0 V	5.0 V				"	"	"	"			OUT	"	CLK to QA	"	32	"
	"	134	"		5.0 V	IN	5.0 V	5.0 V				"	"	"	"			OUT	"	CLK to QB	"	"	"
10 $T_C = 125^\circ C$	f_{MAX} (Fig 8)	137	B	IN	GND	GND	GND	GND	GND	GND	GND	"	5.0 V	GND	IN			OUT	"	QA	9		MHz
	t_{PHL1} 3003 (Fig 8)	138	IN		5.0 V	5.0 V	5.0 V	5.0 V				"	"	5.0 V	"			OUT	"	CLR to QA	7	48	ns
	"	139	"		"	"	"	"				"	"	"	"		OUT	"	CLR to QB	"	"	"	
	"	140	"		"	"	"	"				"	"	"	"		OUT	"	CLR to QC	"	"	"	
	"	141	"		"	"	"	"				"	"	"	"		OUT	"	CLR to QD	"	"	"	
	t_{PLH2}	142	B		IN	"	"	"				"	"	"	"			OUT	"	CLK to QA	"	36	"
	"	143	"		5.0 V	IN	"	"				"	"	"	"		OUT	"	CLK to QB	"	"	"	
	"	144	"		5.0 V	5.0 V	IN	"				"	"	"	"		OUT	"	CLK to QC	"	"	"	
	"	145	"		5.0 V	5.0 V	5.0 V	IN				"	"	"	"		OUT	"	CLK to QD	"	"	"	
	t_{PHL2}	146	5.0 V		IN	5.0 V	5.0 V	5.0 V				"	"	"	"			OUT	"	CLK to QA	"	44	"
	"	147	"		5.0 V	IN	5.0 V	5.0 V				"	"	"	"			OUT	"	CLK to QB	"	"	"
	"	148	"		5.0 V	5.0 V	IN	5.0 V				"	"	"	"			OUT	"	CLK to QC	"	"	"
	"	149	"		5.0 V	5.0 V	5.0 V	IN				"	"	"	"			OUT	"	CLK to QD	"	"	"
11	Same tests, terminal conditions and limits as subgroup 10, except $T_C = -55^\circ C$.																						

1/ A = normal clock pulse, except for subgroup 7 and 8 (see 3/).

2/ B = momentary GND, then V_{IN} (except for subgroups 7 and 8). For subgroups 1, 2 and 3, $V_{IN} = V_{CC}$; for subgroups 9, 10 and 11, $V_{IN} = 3.0$ V minimum (see figure 8).3/ For subgroups 7 and 8, A = V_{CC} and B = GND.

4/ Output voltages shall be either:

(a) $H = 2.4$ V minimum and $L = 0.4$ V maximum when using a high speed checker double comparator, or(b) $H \geq 1.5$ V and $L < 1.5$ V when using a high speed checker single comparator.

5/ The tests in subgroups 7 and 8 shall be performed in the sequence specified.

6/ Only a summary of attributes data is required.

7/ For device type 05, schematic circuits A and B, the minimum and maximum limits shall be -0.4 and -1.3 mA, respectively. For schematic C, the minimum and maximum limits shall be -0.7 and -1.6 mA, respectively.

TABLE III. Group A inspection for device type 06.
 Terminal conditions (pins not designated may be $H \geq 2.0$ V or $L \leq 0.8$ V or open).

Subgroup	Symbol	MIL-STD-883 method	Cases E, F	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	Meas. terminal	Test limits		
			Test No.	CLR	J	K	A	B	C	D	GND	SL	CLK	Q _D	Q _D	C	B	A	VCC		Min	Max	Unit
1 $T_C = 25^\circ C$	V _{OH}	3006	1	2.0 V			2.0 V	2.0 V	2.0 V	2.0 V	GND	0.8 V	A _{1/}						4.5 V	QA	2.4		V
	"	"	2	"			"	"	"	"	"	"	"						"	QB	"		"
	"	"	3	"			"	"	"	"	"	"	"						"	QC	"		"
	"	"	4	"			"	"	"	"	"	"	"						"	QD	"		"
	"	"	5	"			0.8 V	0.8 V	0.8 V	0.8 V	"	"	"	-0.8 mA	-0.8 mA					Q _D	"		
	V _{OL}	3007	6	"			"	"	"	"	"	"	"						16 mA			0.4	"
		"	7	"			"	"	"	"	"	"	"						16 mA			"	"
		"	8	"			"	"	"	"	"	"	"						16 mA			"	"
		"	9	"			"	"	"	"	"	"	"						16 mA			"	"
		"	10	"			2.0 V	2.0 V	2.0 V	2.0 V	"	"	"	16 mA					16 mA			"	"
	V _{IC}		11	-12 mA							"									CLR		-1.5	"
		"	12	-12 mA							"									J		"	"
		"	13	-12 mA							"									K		"	"
		"	14	-12 mA							"									A		"	"
		"	15	-12 mA							"									B		"	"
		"	16	-12 mA							"									C		"	"
		"	17	-12 mA							"									D		"	"
		"	18	-12 mA							"									SL		"	"
		"	19	-12 mA							"									CLK		"	"
	I _{IL1}	3009	20	0.4 V							"	5.5 V								5.5 V	CLR	-0.4	-1.3
"	I _{IL2}	"	21	GND	0.4 V	0.4 V	5.5 V	0.4 V	0.4 V	0.4 V	"	5.5 V	A						"	J			
	"	"	22	B _{2/}	5.5 V						"	5.5 V							"	K			
	"	"	23								"	GND							"	A			
	"	"	24								"								"	B			
	"	"	25								"								"	C			
	"	"	26								"								"	D			
	"	"	27								"	0.4 V							"	SL			
"	I _{IL3}	"	28	5.5 V							"	0.4 V							"	CLK	-0.7	-1.6	mA

See footnotes at end of device type 06.

TABLE III. Group A inspection for device type 06 - Continued.
 Terminal conditions (pins not designated may be $H \geq 2.0\text{ V}$ or $L \leq 0.8\text{ V}$ or open).

See footnotes at end of device type 06.

TABLE III. Group A inspection for device type 06 - Continued.
 Terminal conditions (pins not designated may be H > 2.0 V or L < 0.8 V or open).

See footnotes at end of device type 06.

TABLE III. Group A inspection for device type 06 - Continued.
Terminal conditions (pins not designated may be $H \geq 2.0$ V or $L \leq 0.8$ V or open).

Subgroup	Symbol	MIL-STD-883 method	Cases E, F	Test limits																				
				Test No.	CLR	J	\bar{K}	A	B	C	D	GND	SL	CLK	\bar{Q}_D	Q_D	C	B	A	CC	Meas. terminal	Min	Max	Unit
7 $T_C = 25^\circ C$ <u>3/ 6/</u> " 5/ " " " "	Truth table test	3014	85	A	B	B	B	A	B	A	GND	B	B	H	L	Q	H	Q	H	V	5.0 V	4/		
		"	86	"	"	"	B	"	B	"	"	"	"	A	L	H	L	H	L	"	"			
		"	87	"	"	"	A	"	A	"	"	"	"	A	"	"	L	"	L	"	"			
		"	88	"	"	"	"	"	"	"	"	"	"	B	"	"	L	"	L	"	"			
		"	89	"	"	"	"	"	"	"	"	"	"	A	"	"	H	"	H	"	"			
		"	90	B	"	"	"	"	"	"	"	"	"	B	H	L	L	L	L	"	"			
		"	91	B	"	"	"	"	"	"	"	"	"	A	"	"	"	"	"	"	"			
		"	92	B	A	A	"	"	"	"	"	"	"	B	"	"	"	"	"	"	"			
		"	93	A	"	"	"	"	"	"	"	"	"	A	"	"	"	"	"	"	"			
		"	94	B	"	"	"	"	"	"	"	"	"	A	"	"	"	"	"	"	"			
		"	95	A	"	"	"	"	"	"	"	"	"	B	"	"	"	"	"	"	"			
		"	96	A	"	"	B	B	B	B	"	"	"	B	"	"	"	"	"	"	"			
		"	97	A	"	"	B	B	B	B	"	"	"	A	"	"	"	"	"	H	"			
8	Repeat subgroup 7 at except $T_C = 125^\circ C$ and $T_C = -55^\circ C$.																							
9 $T_C = 25^\circ C$ " " " " " " " " " " " " " " " " " "	t _{PHL1} (Fig 9)	98	B	5.0 V	GND							GND	5.0 V	IN				OUT	5.0 V	QA	15		MHz	
		99	IN			5.0 V	5.0 V	5.0 V	5.0 V	GND	GND	"					OUT	"	CLR to QA	7	30	ns		
		100	"			"	"	"	"	"	"						OUT	"	CLR to QB	"	"	"		
		101	"			"	"	"	"	"	"						OUT	"	CLR to QC	"	"	"		
		102	"			"	"	"	"	"	"						OUT	"	CLR to QD	"	"	"		
	t _{PHL2} " " " " " "	103	B			IN	IN			"	IN	"					OUT	"	CLK to QA	"	24	"		
		104	"					IN		"	"						OUT	"	CLK to QB	"	"	"		
		105	"					IN		"	"						OUT	"	CLK to QC	"	"	"		
		106	"					IN		"	"						OUT	"	CLK to QD	"	"	"		
	t _{PHL2} " " " " " "	107	"			IN	IN			"	"						OUT	"	CLK to QA	"	29	"		
		108	"					IN		"	"						OUT	"	CLK to QB	"	"	"		
		109	"					IN		"	"						OUT	"	CLK to QC	"	"	"		
		110	"					IN		"	"						OUT	"	CLK to QD	"	"	"		

See footnotes at end of device type 06.

TABLE III. Group A inspection for device type 06 - Continued.
 Terminal conditions (pins not designated may be $H \geq 2.0$ V or $L \leq 0.8$ V or open).

Subgroup	Symbol	MIL- STD-883 method	Cases E, F	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	Meas. terminal	Test limits			
			Test No.	CLR	J	\bar{K}	A	B	C	D	GND	SL	CLK	\bar{Q}_D	Q_D	C	B	A	CC		Min	Max	Unit	
10 $T_C = 125^\circ C$	f_{MAX}	(Fig 9)	111	B	5.0 V	GND					GND	5.0 V	IN		Q	Q	Q	OUT ^V	5.0 V	QA	12		MHz	
	t_{PHL1}	3003	112	IN			5.0 V	5.0 V	5.0 V	5.0 V	GND	GND	"				OUT	OUT	"	CLR to QA	7	34	ns	
	"	(Fig 9)	113	"							"	"	"	"	"			OUT	OUT	"	CLR to QB	"	"	"
	"	"	114	"							"	"	"	"	"			OUT	OUT	"	CLR to QC	"	"	"
	"	"	115	"		"					"	"	"	"	"			OUT	OUT	"	CLR to QD	"	"	"
	t_{PHL2}	"	116	B			"	IN			"	IN	"	"				OUT	OUT	"	CLK to QA	"	28	"
	"	"	117	"			"		IN		"	"	"	"				OUT	OUT	"	CLK to QB	"	"	"
	"	"	118	"			"			IN	"	"	"	"				OUT	OUT	"	CLK to QC	"	"	"
	"	"	119	"			"				"	"	"	"				OUT	OUT	"	CLK to QD	"	"	"
	t_{PHL2}	"	120	"				IN	IN		"	"	"	"				OUT	OUT	"	CLK to QA	"	34	"
	"	"	121	"					IN		"	"	"	"				OUT	OUT	"	CLK to QB	"	"	"
	"	"	122	"						IN	"	"	"	"				OUT	OUT	"	CLK to QC	"	"	"
	"	"	123	"							"	"	"	"					OUT	OUT	"	CLK to QD	"	"
2	Same tests, terminal conditions, and limits as subgroup 10 except $T_C = -55^\circ C$.																							

1/ A = normal clock pulse, except for subgroup 7 and 8 (see 3/).

2/ B = momentary GND, then V_{IN} except for subgroups 7 and 8. For subgroups 1, 2 and 3, $V_{IN} = V_{CC}$; for subgroups 9, 10 and 11, $V_{IN} = 3.0$ V minimum (see figure 11).

3/ For subgroups 7 and 8, A = V_{CC} and B = GND.

4/ Output voltages shall be either:

(a) $H = 2.4$ V minimum and $L = 0.4$ V maximum when using a high speed checker double comparator, or

(b) $H \geq 1.5$ V and $L < 1.5$ V when using a high speed checker single comparator.

5/ The tests in subgroups 7 and 8 shall be performed in the sequence specified.

6/ Only a summary of attributes data is required.

7/ For device type 06, schematic circuits A and B, the minimum and maximum limits shall be -0.4 and -1.3 mA, respectively. For schematic C, the minimum and maximum limits shall be -0.7 and -1.6 mA, respectively.

5. PACKAGING

5.1 Packaging requirements. For acquisition purposes, the packaging requirements shall be as specified in the contract or order (see 6.2). When packaging of materiel is to be performed by DoD or in-house contractor personnel, these personnel need to contact the responsible packaging activity to ascertain packaging requirements. Packaging requirements are maintained by the Inventory Control Point's packaging activity within the Military Service or Defense Agency, or within the military service's system command. Packaging data retrieval is available from the managing Military Department's or Defense Agency's automated packaging files, CD-ROM products, or by contacting the responsible packaging activity.

6. NOTES

(This section contains information of a general or explanatory nature that may be helpful, but it is not mandatory)

6.1 Intended use. Microcircuits conforming to this specification are intended for original equipment design applications and logistic support of existing equipment.

6.2 Acquisition requirements. Acquisition documents should specify the following:

- a. Title, number, and date of the specification.
- b. PIN and compliance identifier, if applicable (see 1.2).
- c. Requirements for delivery of one copy of the conformance inspection data pertinent to the device inspection lot to be supplied with each shipment by the device manufacturer, if applicable.
- d. Requirement for certificate of compliance, if applicable.
- e. Requirements for notification of change of product or process to acquiring activity in addition to notification to the qualifying activity, if applicable.
- f. Requirements for failure analysis (including required test condition of method 5003), corrective action and reporting of results, if applicable.
- g. Requirements for product assurance options.
- h. Requirements for carriers, special lead lengths or lead forming, if applicable. These requirements shall not affect the part number. Unless otherwise specified, these requirements will not apply to direct purchase by or direct shipment to the Government.
- i. Requirements for "JAN" marking.
- j. Packaging requirements (see 5.1).

6.3 Qualification. With respect to products requiring qualification, awards will be made only for products which are, at the time of award of contract, qualified for inclusion in Qualified Manufacturers List QML-38535 whether or not such products have actually been so listed by that date. The attention of the contractors is called to these requirements, and manufacturers are urged to arrange to have the products that they propose to offer to the Federal Government tested for qualification in order that they may be eligible to be awarded contracts or purchase orders for the products covered by this specification. Information pertaining to qualification of products may be obtained from DSCC-VQ, 3990 E. Broad Street, Columbus, Ohio 43123-1199.

6.4 Superseding information. The requirements of MIL-M-38510 have been superseded to take advantage of the available Qualified Manufacturer Listing (QML) system provided by MIL-PRF-38535. Previous references to MIL-M-38510 in this document have been replaced by appropriate references to MIL-PRF-38535. All technical requirements now consist of this specification and MIL-PRF-38535. The MIL-M-38510 specification sheet number and PIN have been retained to avoid adversely impacting existing government logistics systems and contractor's parts lists.

6.5 Abbreviations, symbols and definitions. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-HDBK-1331, and as follows:

GND	Electrical ground (common terminal)
V_{IN}	Voltage level at an input terminal
I_{IN}	Current-flowing into an input terminal

6.6 Logistic support. Lead materials and finishes (see 3.3) are interchangeable. Unless otherwise specified, microcircuits acquired for Government logistic support will be acquired to device class B (see 1.2.2), lead material and finish A (see 3.4). Longer lead lengths and lead forming should not affect the part number.

6.7 Substitutability. The cross-reference information below is presented for the convenience of users. Microcircuits covered by this specification will functionally replace the listed generic-industry type. Generic-industry microcircuit types may not have equivalent operational performance characteristics across military temperature ranges or reliability factors equivalent to MIL-M-35810 device types and may have slight physical variations in relation to case size. The presence of this information should not be deemed as permitting substitution of generic-industry types for MIL-M-38510 types or as a waiver of any of the provisions of MIL-PRF-38535.

<u>Device type</u>	<u>Commercial type</u>
01	5495
02	5496
03	54164
04	54165
05	54194
06	54195

6.8 Changes from previous issue. Marginal notations are not used in this revision to identify changes with respect to the previous issue due to the extensiveness of the changes.

Custodians:
 Army - CR
 Navy - EC
 Air Force - 11
 DLA - CC

Preparing activity:
 DLA - CC
 (Project 5962-2091)

Review activities:
 Army - MI, SM
 Navy - AS, CG, MC, SH, TD
 Air Force - 03, 19, 99

NOTE: The activities listed above were interested in this document as of the date of this document. Since organizations and responsibilities can change, you should verify the currency of the information above using the ASSIST Online database at <http://assist.daps.dla.mil>.