

## PART NUMBER SN7495AJ-ROCV

# Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All re-creations are done with the approval of the Original Component Manufacturer. (OCM)

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceeds the OCM data sheet.

### **Quality Overview**

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-38535
  - Class Q Military
  - Class V Space Level

Qualified Suppliers List of Distributors (QSLD)

 Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OCM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.

	TYPICAL MAXIMUM	TYPICAL
TYPE	CLOCK FREQUENCY	POWER DISSIPATION
′95A	36 MHz	195 mW
LS95B	36 MHz	65 mW


#### description

These 4-bit registers feature parallel and serial inputs, parallel outputs, mode control, and two clock inputs. The registers have three modes of operation:


Parallel (broadside) load Shift right (the direction  $Q_{\Delta}$  toward  $Q_{D}$ ) Shift left (the direction QD toward QA)

Parallel loading is accomplished by applying the four bits of data and taking the mode control input high. The data is loaded into the associated flip-flops and appears at the outputs after the high-to-low transition of the clock-2 input. During loading, the entry of serial data is inhibited.

Shift right is accomplished on the high-to-low transition of clock 1 when the mode control is low; shift left is accomplished on the high-to-low transition of clock 2 when the mode control is high by connecting the output of each flip-flop to the parallel input of the previous flip-flop (QD to input C, etc.) and serial data is entered at input D. The clock input may be applied commonly to clock 1 and clock 2 if both modes can be clocked from the same source. Changes at the mode control input should normally be made while both clock inputs are low; however, conditions described in the last three lines of the function table will also ensure that register contents are protected. SN5495A, SN54LS95B . . . J OR W PACKAGE SN7495A . . . N PACKAGE SN74LS95B . . . D OR N PACKAGE (TOP VIEW)



SN54LS95B . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

#### **FUNCTION TABLE**

	INPUTS								OUT	PUTS	
MODE	CLOCKS		CERIAL	PARALLEL				0.0	α <sub>C</sub>	$\alpha_{D}$	
CONTROL	2 (L)	1 (R)	SERIAL	Α	В	С	D	Q <sub>A</sub>	ΩB	<u> </u>	ω <sub>D</sub>
Н	н	Х	Х	Х	Х	Х	х	QAO	$Q_{BO}$	$\sigma_{C0}$	$\sigma^{DO}$
н	1	X	x	a	ь	С	d	а	b	С	d
H	1 +	X	×	QBt	Q <sub>C</sub> †	QDt	d	Q <sub>Bn</sub>	$a_{Cn}$	$a_{Dn}$	d
L	L	н	×	×	X	X	X	QAO	$\sigma_{BO}$	$\sigma_{CO}$	$\sigma_{DO}$
L	×	<b>‡</b>	н	x	Х	X	X	н	$Q_{An}$	QBn	$\sigma_{Cu}$
L	×	1	L	х	X	X	X	L	$Q_{An}$	QBn	$a_{Cn}$
†	L	L	×	X	Х	X	X	QAO	$Q_{BO}$	$a_{co}$	$Q_{DO}$
4	L	L	×	х	X	X	X	QAO	$Q_{BO}$	$a_{C0}$	$a_{DO}$
4	L	н	×	х	X	×	X	QAO	Q <sub>BO</sub>	$a_{C0}$	$\sigma_{DO}$
†	н	L	×	x	X	×	×	QAO	$Q_{BO}$	$a_{C0}$	$\sigma_{\text{DO}}$
†	Н	н	×	x	Х	X	X	QAO	QBO	$a_{C0}$	$\sigma_{DO}$

†Shifting left requires external connection of  $Q_B$  to A,  $Q_C$  to B, and  $Q_D$  to C. Serial data is entered at input D. H = high level (steady state), L = low level (steady state), X = irrelevant (any input, including transitions)

1 = transition from high to low level, 1 = transition from low to high level


a, b, c, d = the level of steady-state input at inputs A, B, C, or D, respectively.

 $Q_{A0}$ ,  $Q_{B0}$ ,  $Q_{C0}$ ,  $Q_{D0}$  = the level of  $Q_{A}$ ,  $Q_{B}$ ,  $Q_{C}$ , or  $Q_{D}$ , respectively, before the indicated steady-state input conditions were established.

 $Q_{An}$ ,  $Q_{Bn}$ ,  $Q_{Cn}$ ,  $Q_{Dn}$  = the level of  $Q_{A}$ ,  $Q_{B}$ ,  $Q_{C}$ , or  $Q_{D}$ , respectively, before the most-recent  $\downarrow$  transition of the clock.




### logic symbol†




 $<sup>^\</sup>dagger$  This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, N, and W packages.


### logic diagram (positive logic)








#### schematics of inputs and outputs











### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

	SN54'	SN54LS'	SN74'	SN74LS'	UNIT
Supply voltage, V <sub>CC</sub> (see Note 1)	7	7	7	7	V
Input voltage	5.5	7	5.5	7	V
Interemitter voltage (see Note 2)	5.5		5.5		V
Operating free-air temperature range	- 55	to 125	0	to 70	°C
Storge temperature range	- 65	to 150	- 65	to 150	°C

- NOTES: 1. Voltage values, except interemitter voltage, are with respect to network ground terminal.
  - 2. This is the voltage between two emitters of a multiple-emitter input transistor. This rating applies between the clock-2 input and the mode control input of the '95A.

#### recommended operating conditions

		SN5495A		SN7495A			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, VCC	4.5	5	5.5	4.75	5	5.25	٧
High-level output current, IOH			-800			-800	μΑ
Low-level output current, IOL			16			16	mA
Clock frequency, f <sub>clock</sub>	0		25	0		25	MHz
Width of clock pulse, tw(clock) (See Figure 1)	20			20			กร
Setup time, high-level or low-level data, t <sub>su</sub> (See Figure 1)	15			15			กร
Hold time, high-level or low-level data, th (See Figure 1)	0			0			ns
Time to enable clock 1, tenable 1 (See Figure 2)	15			15			ns
Time to enable clock 2 (See Figure 2)	15			15			กร
Time to inhibit clock 1, tinhibit 1 (See Figure 2)	5			5			กร
Time to inhibit clock 2, tinhibit 2 (See Figure 2)	5			5			ns
Operating free-air temperature, TA	55		125	0		70	°C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER			SN5495A			SN7495A			UNIT	
		TEST CONDITIONS <sup>†</sup>	MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNII	
VIH	High-level input volta	ige		2			2			V
VIL	Low-level input volta	ge				0.8			0.8	٧
VIK	Input clamp voltage		V <sub>CC</sub> = MIN, I <sub>I</sub> = -12 mA	<u> </u>		-1.5			-1.5	V
	44.4		V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V,	2.4	3.4		2.4	3.4		V
VOH High-level output voltage		tage	$V_{1L} = 0.8 \text{ V},  I_{OH} = -800 \mu\text{A}$	2.4	3.4		2.4	3.4		ľ
			V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V,			0.4		0.2	0.4	v
VOL Low-level	Low-level output vol	tage	V <sub>1L</sub> = 0.8 V, I <sub>OL</sub> = 16 mA		0.2	0.4		0.2	0.4	
l <sub>l</sub>	Input current at maximum input volta	age	V <sub>CC</sub> = MAX, V <sub>I</sub> = 5.5 V			1			1	mA
hн	High-level	Serial, A, B, C, D, Clock 1 or 2	V <sub>CC</sub> = MAX, V <sub>1</sub> = 2.4 V			40		-	40	μА
111	input current	Mode control	90			80			80	1
1	Low-level	Serial, A, B, C, D, Clock 1 or 2				-1.6			-1.6	mA
IIL.	'IL input current	Mode control	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.4 V	-		-3.2	<u> </u>		-3.2	-
los	Short-circuit output	current§	V <sub>CC</sub> = MAX	-18		-57	-18		-57	mA
Icc	Supply current		V <sub>CC</sub> = MAX, See Note 3		39	63		39	63	mA

<sup>&</sup>lt;sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

NOTE 3: ICC is measured with all outputs and serial input open; A, B, C, and D inputs grounded; mode control at 4.5 V; and a momentary 3 V, then ground, applied to both clock inputs.

### switching characteristics, $V_{CC}$ = 5 V, $T_A$ = 25°C

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f <sub>max</sub> Maximum clock frequency	0 - 15 - 5 . D 400 0	25	36		MHz
tPLH Propagation delay time, low-to-high-level output from clock	C <sub>L</sub> = 15 pF, R <sub>L</sub> = $400 \Omega$ , See Figure 1		18	27	ns
tPHL Propagation delay time, high-to-low-level output from clock	See Figure 1		21	32	ns



 $<sup>^{\</sup>ddagger}$  All typical values are at VCC = 5 V, TA = 25 °C.

<sup>§</sup> Not more than one output should be shorted at a time.

#### recommended operating conditions

	SN54LS95B		SN74LS95B			UNIT	
	MIN	NOM	MAX	MIN	NOM	MAX	ONLI
Supply voltage, VCC	4.5	5	5.5	4.75	5	5.25	٧
High-level output current, IOH			-400			-400	μΑ
Low-level output current, IOI			4			8	mA
Clock frequency, fctock	0		25	0		25	MHz
Width of clock pulse, tw(clock) (see Figure 1)	20			20			ns
Setup time, high-level or low-level data, t <sub>su</sub> (see Figure 1)	20			20			ns
Hold time, high-level or low-level data, th (see Figure 1)	20			10			ns
Time to enable clock 1, tenable 1 (see Figure 2)	20			20			ns
Time to enable clock 2, tenable 2 (see Figure 2)	20			20			ns
Time to inhibit clock 1, tinhibit 1 (see Figure 2)	20			20			ns
Time to inhibit clock 2, t <sub>inhibit</sub> 2 (see Figure 2)	20			20			ns
Operating free-air temperature, TA	-55		125	0		70	°c

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

			TEST CONDITIONS <sup>†</sup>		SN54LS95B			SN74LS95B		
	PARAMETER	TEST CO			TYP <sup>‡</sup>	MAX	MIN	TYP <sup>‡</sup>	MAX	UNIT
ViH	High-level input voltage			2			2			V
VIL	Low-level input voltage					0.7			8.0	V
VIK	Input clamp voltage	V <sub>CC</sub> = MIN,	$I_1 = -18 \text{ mA}$			-1.5			-1.5	V
	High-level output voltage	V <sub>CC</sub> = MIN, V <sub>IL</sub> = V <sub>IL</sub> max,	V <sub>IH</sub> = 2 V, I <sub>OH</sub> = -400 μA	2.5	3.4		2.7	3.4		V
		V <sub>CC</sub> = MIN,	IOL = 4 mA		0.25	0.4		0.25	0.4	,
VOL	V <sub>OL</sub> Low-level output voltage	V <sub>IH</sub> = 2 V, V <sub>IL</sub> = V <sub>IL</sub> max	1 <sub>OL</sub> = 8 mA					0.35	0.5	Ľ
l <sub>1</sub>	Input current at maximum input voltage	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 7 V			0.1			0.1	mA
чн	High-level input current	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 2.7 V			20			20	μА
IJĹ	Low-level	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 0.4 V			-0.4			-0.4	mA
los	Short-circuit output current \$	V <sub>CC</sub> = MAX		-20		-100	-20		-100	mA
Icc	Supply current	V <sub>CC</sub> = MAX,	See Note 3		13	21		13	21	mA

<sup>&</sup>lt;sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

### switching characteristics, $V_{CC}$ = 5 V, $T_A$ = 25°C

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f <sub>max</sub> Maximum clock frequency	$C_{\parallel} = 15  \text{pF},  R_{\parallel} = 2  \text{k}\Omega,$	25	36		MHz
tpLH Propagation delay time, low-to-high-level output from clock	See Figure 1		18	27	ns
tpHL Propagation delay time, high-to-low-level output from clock	Jee rigare v	<u> </u>	21	32	ns




<sup>&</sup>lt;sup>‡</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25 ^{\circ}\text{C}$ .


<sup>§</sup> Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

NOTE 3: ICC is measured with all outputs and serial input open; A, B, C, and D inputs grounded; mode control at 4.5 V; and a momentary 3 V, then ground, applied to both clock inputs.

#### PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT




- NOTES: A. Input pulses are supplied by a generator having the following characteristics:  $t_f \le 10$  ns,  $t_f \le 10$  ns, and  $Z_{out} \approx 50 \Omega$ . For the data pulse generator, PRR = 500 kHz; for the clock pulse generator, PRR = 1 MHz. When testing  $f_{max}$ , vary PRR. For '95A,  $t_{w(data)} \ge 20$ ns,  $t_{w(clock)} \ge 15$  ns. For 'LS95B,  $t_{w(data)} \ge 20$  ns,  $t_{w(clock)} \ge 15$  ns.
  - B. C<sub>L</sub> includes probe and jig capacitance.
  - C. All diodes are 1N3064 equivalent.
  - D. For '95A,  $V_{ref}$  = 1.5 V; for 'LS95B,  $V_{ref}$  = 1.3 V.

VOLTAGE WAVEFORMS
FIGURE 1-SWITCHING TIMES



### PARAMETER MEASUREMENT INFORMATION



NOTES: A. Input is at a low level.

B. For '95A,  $V_{ref} = 1.5 \text{ V}$ ; for 'LS958,  $V_{ref} = 1.3 \text{ V}$ .

VOLTAGE WAVEFORMS
FIGURE 2-CLOCK ENABLE/INHIBIT TIMES







ti.com 19-Sep-2005

#### PACKAGING INFORMATION

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
SN5495AJ	OBSOLETE	CDIP	J	14	TBD	Call TI	Call TI
SN7495AJ	OBSOLETE	CDIP	J	14	TBD	Call TI	Call TI
SN7495AJ	OBSOLETE	CDIP	J	14	TBD	Call TI	Call TI
SN7495AN	OBSOLETE	PDIP	N	14	TBD	Call TI	Call TI
SN7495AN	OBSOLETE	PDIP	N	14	TBD	Call TI	Call TI
SN74LS95BD	OBSOLETE	SOIC	D	14	TBD	Call TI	Call TI
SN74LS95BD	OBSOLETE	SOIC	D	14	TBD	Call TI	Call TI
SN74LS95BDR	OBSOLETE	SOIC	D	14	TBD	Call TI	Call TI
SN74LS95BDR	OBSOLETE	SOIC	D	14	TBD	Call TI	Call TI
SN74LS95BN	OBSOLETE	PDIP	N	14	TBD	Call TI	Call TI
SN74LS95BN	OBSOLETE	PDIP	N	14	TBD	Call TI	Call TI
SNJ5495AJ	OBSOLETE	CDIP	J	14	TBD	Call TI	Call TI
SNJ5495AJ	OBSOLETE	CDIP	J	14	TBD	Call TI	Call TI
SNJ5495AW	OBSOLETE	CFP	W	14	TBD	Call TI	Call TI
SNJ5495AW	OBSOLETE	CFP	W	14	TBD	Call TI	Call TI

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check <a href="http://www.ti.com/productcontent">http://www.ti.com/productcontent</a> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


#### 14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

### W (R-GDFP-F14)

### CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP1-F14 and JEDEC MO-092AB



### N (R-PDIP-T\*\*)

### PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



### D (R-PDSO-G14)

### PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-012 variation AB.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated