N-Channel Power MOSFET 500 V, 1.5 Ω

Features

- Low ON Resistance
- Low Gate Charge
- ESD Diode-Protected Gate
- 100% Avalanche Tested
- 100% Rg Tested
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

ABSOLUTE MAXIMUM RATINGS ($T_C = 25$ °C unless otherwise noted)

Rating	Symbol	NDF	NDD	Unit
Drain-to-Source Voltage	V _{DSS}	500		V
Continuous Drain Current R _{θJC}	I _D	5.5 (Note 1)	4.7	Α
Continuous Drain Current $R_{\theta JC}$, $T_A = 100^{\circ}C$	I _D	3.5 (Note 1)	3	Α
Pulsed Drain Current, V _{GS} @ 10 V	I _{DM}	20	19	Α
Power Dissipation $R_{\theta JC}$	P_{D}	30	83	W
Gate-to-Source Voltage	V _{GS}	±30	١	٧
Single Pulse Avalanche Energy, I _D = 5.0 A	E _{AS}	130		mJ
ESD (HBM) (JESD22-A114)	V _{esd}	3000		V
RMS Isolation Voltage (t = 0.3 sec., R.H. ≤ 30%, T _A = 25°C) (Figure 17)	V _{ISO}	4500		V
Peak Diode Recovery (Note 2)	dV/dt	4.5		V/ns
MOSFET dV/dt	dV/dt	60		V/ns
Continuous Source Current (Body Diode)	Is	5		Α
Maximum Temperature for Soldering Leads	TL	260)	°C
Operating Junction and Storage Temperature Range	T _J , T _{stg}	-55 to	150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- 1. Limited by maximum junction temperature
- 2. $I_S = 4.4 \text{ Å}, \text{ di/dt} \le 100 \text{ A/}\mu\text{s}, \text{ V}_{DD} \le \text{BV}_{DSS}, \text{ T}_J = +150 ^{\circ}\text{C}$




ON Semiconductor®

www.onsemi.com

V _{DSS}	R _{DS(on)} (MAX) @ 2.2 A
500 V	1.5 Ω

N-Channel





NDF05N50ZG, NDF05N50ZH TO-220FP CASE 221AH







NDD05N50ZT4G DPAK CASE 369AA

ORDERING AND MARKING INFORMATION

See detailed ordering, marking and shipping information on page 7 of this data sheet.

THERMAL RESISTANCE

Parameter		Symbol	Value	Unit
Junction-to-Case (Drain)	NDF05N50Z NDD05N50Z	$R_{\theta JC}$	4.2 1.5	°C/W
Junction-to-Ambient Steady State	(Note 3) NDF05N50Z (Note 4) NDD05N50Z (Note 3) NDD05N50Z-1	$R_{ hetaJA}$	50 38 80	

^{3.} Insertion mounted

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted)

Characteristic	Symbol	Test Conditions		Min	Тур	Max	Unit
OFF CHARACTERISTICS			-		•	•	•
Drain-to-Source Breakdown Voltage	BV _{DSS}	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$	1	500			V
Breakdown Voltage Temperature Coefficient	$\Delta BV_{DSS}/ \ \Delta T_{J}$	Reference to 25°C, $I_D = 1 \text{ mA}$			0.6		V/°C
Drain-to-Source Leakage Current	I _{DSS}	.,	25°C			1	μΑ
		$V_{DS} = 500 \text{ V}, V_{GS} = 0 \text{ V}$	150°C			50	1
Gate-to-Source Forward Leakage	I _{GSS}	V _{GS} = ±20 V	•			±10	μΑ
ON CHARACTERISTICS (Note 5)							
Static Drain-to-Source On-Resistance	R _{DS(on)}	$V_{GS} = 10 \text{ V}, I_D = 2.2 \text{ A}$	4		1.25	1.5	Ω
Gate Threshold Voltage	V _{GS(th)}	$V_{DS} = V_{GS}, I_{D} = 50 \mu$	A	3.0	3.9	4.5	V
Forward Transconductance	9FS	V _{DS} = 15 V, I _D = 2.5 A	4		3.5		S
DYNAMIC CHARACTERISTICS							
Input Capacitance (Note 6)	C _{iss}	V _{DS} = 25 V, V _{GS} = 0 V, f = 1.0 MHz		421	530	632	pF
Output Capacitance (Note 6)	C _{oss}			50	68	80	
Reverse Transfer Capacitance (Note 6)	C _{rss}			8	15	25	
Total Gate Charge (Note 6)	Q_g			9	18.5	28	nC
Gate-to-Source Charge (Note 6)	Q_{gs}			2	4	6	
Gate-to-Drain ("Miller") Charge (Note 6)	Q_{gd}	$V_{DD} = 250 \text{ V}, I_D = 5 \text{ A}$ $V_{GS} = 10 \text{ V}$,	5	10	15	
Plateau Voltage	V _{GP}				6.5		V
Gate Resistance	R_g			1.5	4.5	8	Ω
RESISTIVE SWITCHING CHARACTER	ISTICS		-		•	•	•
Turn-On Delay Time	t _{d(on)}				11		ns
Rise Time	t _r	V _{DD} = 250 V, I _D = 5 A	.,		15]
Turn-Off Delay Time	t _{d(off)}	$V_{GS} = 10 \text{ V}, R_G = 5 \Omega$			24		1
Fall Time	t _f				14		1
SOURCE-DRAIN DIODE CHARACTE	RISTICS (T _C =	25°C unless otherwise noted)					
Diode Forward Voltage	V_{SD}	I _S = 5 A, V _{GS} = 0 V				1.6	V
Reverse Recovery Time	t _{rr}	V _{GS} = 0 V, V _{DD} = 30 V	/		255		ns
Reverse Recovery Charge	Q _{rr}	$I_S = 5 \text{ A}, \text{ di/dt} = 100 \text{ A/}$			1.25		μС


Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

5. Pulse Width ≤ 380 μs, Duty Cycle ≤ 2%.


6. Guaranteed by design.

^{4.} Surface mounted on FR4 board using 1" sq. pad size, (Cu area = 1.127 in sq [2 oz] including traces).

TYPICAL CHARACTERISTICS



TYPICAL CHARACTERISTICS



1200 $T_J^l = 25^{\circ}C$ 1100 $V_{GS} = 0 V$ 1000 f = 1 MHzC, CAPACITANCE (pF) 900 800 700 600 Ciss 500 400 300 200 Coss 100 0 0 45 50 V_{DS} , DRAIN-TO-SOURCE VOLTAGE (V)

Figure 7. Drain-to-Source Leakage Current versus Voltage

Figure 8. Capacitance Variation





Figure 9. Gate-to-Source Voltage and Drain-to-Source Voltage versus Total Charge




100 SOURCE CURRENT (A) 10 $T_J = 150^{\circ}C$ 1.0 <u>ŵ</u> -55°C 0.1 0.9 1.0 0.3 8.0 0.4 0.6 0.7 V_{SD}, SOURCE-TO-DRAIN VOLTAGE (V)

Figure 10. Resistive Switching Time Variation versus Gate Resistance

Figure 11. Diode Forward Voltage versus Current

TYPICAL CHARACTERISTICS



100 $V_{GS} \leq 30 \text{ V}$ SINGLE PULSE 1 ms ID, DRAIN CURRENT (A) $T_C = 25^{\circ}C$ 10 10 ms 0.1 R_{DS(on)} LIMIT THERMAL LIMIT PACKAGE LIMIT 0.01 1000 0.1 10 100

V_{DS}, DHAIN-TO-SOURCE VOLTAGE (V)
Figure 12. Maximum Rated Forward Biased
Safe Operating Area NDF05N50Z

V_{DS}, DRAIN-TO-SOURCE VOLTAGE (V)
Figure 13. Maximum Rated Forward Biased
Safe Operating Area NDD05N50Z




Figure 14. Thermal Impedance (Junction-to-Case) for NDF05N50Z




Figure 15. Thermal Impedance (Junction-to-Case) for NDD05N50Z

TYPICAL CHARACTERISTICS




Figure 16. Thermal Impedance (Junction-to-Ambient) for NDD05N50Z




Figure 17. Isolation Test Diagram

Measurement made between leads and heatsink with all leads shorted together.


^{*}For additional mounting information, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ORDERING INFORMATION

Order Number	Package	Shipping [†]
NDF05N50ZG	TO-220FP (Pb-Free, Halogen-Free)	50 Units / Rail
NDF05N50ZH	TO-220FP (Pb-Free, Halogen-Free)	50 Units / Rail
NDD05N50Z-1G	IPAK (Pb-Free, Halogen-Free)	75 Units / Rail
NDD05N50ZT4G	DPAK (Pb-Free, Halogen-Free)	2500 / Tape and Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

MARKING DIAGRAMS



A = Location Code

Y = Year


WW = Work Week


G, H = Pb-Free, Halogen-Free Package



CASE 221AH


DATE 30 SEP 2014








FRONT VIEW






ALTERNATE CONSTRUCTION

NOTES:

- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- 2. CONTROLLING DIMENSION: MILLIMETERS.
 3. CONTOUR UNCONTROLLED IN THIS AREA.
- CONTOUR ONCOUNT HOLLED IN THIS AREA.
 DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH AND GATE PROTRUSIONS. MOLD FLASH AND GATE PROTRUSIONS NOT TO EXCEED 0.13 PER SIDE. THESE DIMENSIONS ARE TO BE MEASURED AT OUTERMOST EXTREME OF THE PLASTIC BODY.
 DIMENSION b2 DOES NOT INCLUDE DAMBAR PROTRUSION.
 LEAD WIDTH INCLUDING PROTRUSION SHALL NOT EXCEED 2.00.
- 6. CONTOURS AND FEATURES OF THE MOLDED PACKAGE BODY MAY VARY WITHIN THE ENVELOP DEFINED BY DIMENSIONS AT AND H1 FOR MANUFACTURING PURPOSES.

	MILLIMETERS			
DIM	MIN	MAX		
Α	4.30	4.70		
A1	2.50	2.90		
A2	2.50	2.90		
b	0.54	0.84		
b2	1.10	1.40		
С	0.49	0.79		
D	14.70	15.30		
E	9.70	10.30		
е	2.54	BSC		
H1	6.60	7.10		
L	12.50	14.73		
L1		2.80		
P	3.00	3.40		
Q	2.80	3.20		

GENERIC MARKING DIAGRAM*



= Assembly Location

WL = Wafer Lot

= Year

WW = Work Week

G = Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present.

STYLE I:		STYLE 2:	
PIN 1.	MAIN TERMINAL 1	PIN 1.	CATHODE
2.	MAIN TERMINAL 2	2.	ANODE
3.	GATE	3.	GATE

DOCUMENT NUMBER:	98AON52577E	Electronic versions are uncontrolled except when accessed directly from the Document Re Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	TO-220 FULL PACK, 3-L FAD		PAGE 1 OF 1		


ON Semiconductor and (III) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.


MECHANICAL CASE OUTLINE





DATE 15 DEC 2010





NOTES:

- DIMENSIONING AND TOLERANCING PER
- ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.

	INCHES		MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.235	0.245	5.97	6.35
В	0.250	0.265	6.35	6.73
С	0.086	0.094	2.19	2.38
D	0.027	0.035	0.69	0.88
E	0.018	0.023	0.46	0.58
F	0.037	0.045	0.94	1.14
G	0.090	BSC	2.29	BSC
Н	0.034	0.040	0.87	1.01
J	0.018	0.023	0.46	0.58
K	0.350	0.380	8.89	9.65
R	0.180	0.215	4.45	5.45
S	0.025	0.040	0.63	1.01
٧	0.035	0.050	0.89	1.27
Z	0.155		3.93	

MARKING DIAGRAMS

STYLE 1: PIN 1. BASE 2. COLLECTOR **EMITTER** 3 COLLECTOR STYLE 6: PIN 1. MT1 2. MT2 3. GATE STYLE 5: PIN 1. GATE

2. ANODE 3. CATHODE

ANODE

STYLE 2: PIN 1. GATE 2. DRAIN SOURCE 3 4. DRAIN

MT2

4. CATHODE STYLE 7: PIN 1. GATE 2. COLLECTOR

STYLE 3: PIN 1. ANODE


3. EMITTER COLLECTOR

2. CATHODE

3 ANODE

STYLE 4: PIN 1. CATHODE

 ANODE
 GATE 4. ANODE





xxxxxxxxx = Device Code Α = Assembly Location IL = Wafer Lot Υ = Year WW = Work Week

DOCUMENT NUMBER:	98AON10528D	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	IPAK (DPAK INSERTION M	(DPAK INSERTION MOUNT) PAGE 1			

ON Semiconductor and (III) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.




DPAK (SINGLE GUAGE) CASE 369AA **ISSUE B** SCALE 1:1 C

DATE 03 JUN 2010

NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- 2. CONTROLLING DIMENSION: INCHES.
 3. THERMAL PAD CONTOUR OPTIONAL WITHIN DI-MENSIONS b3, L3 and Z.
 4. DIMENSIONS D AND E DO NOT INCLUDE MOLD
- FLASH, PROTRUSIONS, OR BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.006 INCHES PER SIDE
- DIMENSIONS D AND E ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.
- 6. DATUMS A AND B ARE DETERMINED AT DATUM PLANE H.

	INC	HES	MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.086	0.094	2.18	2.38
A1	0.000	0.005	0.00	0.13
b	0.025	0.035	0.63	0.89
b2	0.030	0.045	0.76	1.14
b3	0.180	0.215	4.57	5.46
С	0.018	0.024	0.46	0.61
c2	0.018	0.024	0.46	0.61
D	0.235	0.245	5.97	6.22
E	0.250	0.265	6.35	6.73
е	0.090	BSC	2.29 BSC	
Н	0.370	0.410	9.40	10.41
L	0.055	0.070	1.40	1.78
L1	0.108	REF	2.74	REF
L2	0.020 BSC		0.51	BSC
L3	0.035	0.050	0.89	1.27
L4		0.040		1.01
Z	0.155		3.93	



STYLE 1: PIN 1. BASE

PIN 1. GATE 2. ANODE 3. CATHODE

4. ANODE

STYLE 5:

2. COLLECTOR 3. EMITTER 4. COLLECTOR

STYLE 2: PIN 1. GATE

2. DRAIN 3. SOURCE 4. DRAIN

STYLE 3:

PIN 1. ANODE 2. CATHODE 3. ANODE CATHODE

STYLE 4: PIN 1. CATHODE 2. ANODE 3. GATE


STYLE 7:

PIN 1. MT1 2. MT2 3. GATE

STYLE 6:


PIN 1. GATE 2. COLLECTOR 3. EMITTER COLLECTOR

SOLDERING FOOTPRINT*



^{*}For additional information on our Pb-Free strategy and soldering details, please download the onsemi Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

GENERIC MARKING DIAGRAM*



XXXXXX = Device Code Α = Assembly Location L = Wafer Lot ٧ = Year = Work Week WW = Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part

DOCUMENT NUMBER:	98AON13126D	Electronic versions are uncontrolled except when accessed directly from the Document Repos Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	DPAK (SINGLE GAUGE)		PAGE 1 OF 1	

onsemi and Onsemi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries, onsemi reserves the right to make changes without further notice to any products herein. **onsemi** makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales