

# Phase-Locked Loop with VCO and Lock Detector

February 1998

### Features

- Center Frequency of 18MHz (Typ) at V<sub>CC</sub> = 5V,
   Minimum Center Frequency of 12MHz at V<sub>CC</sub> = 4.5V
- · Choice of Two Phase Comparators
  - Exclusive-OR
  - Edge-Triggered JK Flip-Flop
- Excellent VCO Frequency Linearity
- VCO-Inhibit Control for ON/OFF Keying and for Low Standby Power Consumption
- · Minimal Frequency Drift
- Zero Voltage Offset Due to Op-Amp Buffer
- · Operating Power-Supply Voltage Range
- Digital Section ......2V to 6V
- Fanout (Over Temperature Range)
  - Standard Outputs...... 10 LSTTL Loads
  - Bus Driver Outputs ............ 15 LSTTL Loads
- Wide Operating Temperature Range . . . -55°C to 125°C
- · Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- HC Types
  - 2V to 6V Operation
  - High Noise Immunity:  $N_{IL}$  = 30%,  $N_{IH}$  = 30% of  $V_{CC}$  at  $V_{CC}$  = 5V
- HCT Types
  - 4.5V to 5.5V Operation
  - Direct LSTTL Input Logic Compatibility,
     V<sub>IL</sub>= 0.8V (Max), V<sub>IH</sub> = 2V (Min)
  - CMOS Input Compatibility,  $I_I \le 1\mu A$  at  $V_{OL}$ ,  $V_{OH}$

# Applications

- FM Modulation and Demodulation
- Frequency Synthesis and Multiplication
- Frequency Discrimination
- Tone Decoding
- Data Synchronization and Conditioning
- · Voltage-to-Frequency Conversion
- Motor-Speed Control
- · Related Literature
  - AN8823, CMOS Phase-Locked-Loop Application Using the CD74HC/HCT7046A and CD74HC/HCT7046A

# Description

The Harris CD74HC7046A and CD74HCT7046A high-speed silicon-gate CMOS devices, specified in compliance with JEDEC Standard No. 7A, are phase-locked-loop (PLL) circuits that contain a linear voltage-controlled oscillator (VCO), two-phase comparators (PC1, PC2), and a lock detector. A signal input and a comparator input are common to each comparator. The lock detector gives a HIGH level at pin 1 (LD) when the PLL is locked. The lock detector capacitor must be connected between pin 15 (C<sub>LD</sub>) and pin 8 (Gnd). For a frequency range of 100kHz to 10MHz, the lock detector capacitor should be 1000pF to 10pF, respectively.


The signal input can be directly coupled to large voltage signals, or indirectly coupled (with a series capacitor) to small voltage signals. A self-bias input circuit keeps small voltage signals within the linear region of the input amplifiers. With a passive low-pass filter, the 7046A forms a second-order loop PLL. The excellent VCO linearity is achieved by the use of linear op-amp techniques.

# Ordering Information

PART NUMBER	TEMP. RANGE (°C)	PACKAGE	PKG. NO.
CD74HC7046AE	-55 to 125	16 Ld PDIP	E16.3
CD74HCT7046AE	-55 to 125	16 Ld PDIP	E16.3
CD74HC7046AM	-55 to 125	16 Ld SOIC	M16.15
CD74HCT7046AM	-55 to 125	16 Ld SOIC	M16.15

### NOTES:

- 1. When ordering, use the entire part number. Add the suffix 96 to obtain the variant in the tape and reel.
- 2. Wafer and die for this part number is available which meets all electrical specifications. Please contact your local sales office or Harris customer service for ordering information.



# Pin Descriptions

PIN NO.	SYMBOL	NAME AND FUNCTION
1	LD	Lock Detector Output (Active High)
2	PC1 <sub>OUT</sub>	Phase Comparator 1 Output
3	COMPIN	Comparator Input
4	vco <sub>out</sub>	VCO Output
5	INH	Inhibit Input
6	C1 <sub>A</sub>	Capacitor C1 Connection A
7	C1 <sub>B</sub>	Capacitor C1 Connection B
8	Gnd	Ground (0V)
9	vco <sup>IN</sup>	VCO Input
10	DEM <sub>OUT</sub>	Demodulator Output
11	R <sub>1</sub>	Resistor R1 Connection
12	R <sub>2</sub>	Resistor R2 Connection
13	PC2 <sub>OUT</sub>	Phase Comparator 2 Output
14	SIG <sub>IN</sub>	Signal Input
15	C <sub>LD</sub>	Lock Detector Capacitor Input
16	v <sub>cc</sub>	Positive Supply Voltage

### General Description

### VCO

The VCO requires one external capacitor C1 (between C1<sub>A</sub> and C1<sub>B</sub>) and one external resistor R1 (between R1 and Gnd) or two external resistors R1 and R2 (between R1 and Gnd, and R2 and Gnd). Resistor R1 and capacitor C1 determine the frequency range of the VCO. Resistor R2 enables the VCO to have a frequency offset if required. See logic diagram, Figure 1.

The high input impedance of the VCO simplifies the design of low-pass filters by giving the designer a wide choice of resistor/capacitor ranges. In order not to load the low-pass filter, a demodulator output of the VCO input voltage is provided at pin 10 (DEMOLIT). In contrast to conventional techniques where the DEMOUT voltage is one threshold voltage lower than the VCO input voltage, here the DEMOLIT voltage equals that of the VCO input. If DEMOUT is used, a load resistor (RS) should be connected from DEMOUT to Gnd; if unused, DEMOUT should be left open. The VCO output (VCO<sub>OLIT</sub>) can be connected directly to the comparator input (COMPIN), or connected via a frequency-divider. The VCO output signal has a guaranteed duty factor of 50%. A LOW level at the inhibit input (INH) enables the VCO, while a HIGH level disables the VCO to minimize standby power consumption.

### **Phase Comparators**

The signal input (SIG<sub>IN</sub>) can be directly coupled to the self-biasing amplifier at pin 14, provided that the signal swing is between the standard HC family input logic levels, Capacitive coupling is required for signals with smaller swings.

### Phase Comparator 1 (PC1)

This is an Exclusive-OR network. The signal and comparator input frequencies  $(f_i)$  must have a 50% duty factor to obtain the maximum locking range. The transfer characteristic of PC1, assuming ripple  $(f_r = 2f_i)$  is suppressed, is:

 $V_{DEMOUT} = (V_{CC}/\pi)$  ( $\phi_{SIGIN} - \phi_{COMPIN}$ ) where  $V_{DEMOUT}$  is the demodulator output at pin 10;  $V_{DEMOUT} = V_{PC1OUT}$  (via low-pass filter).

The average output voltage from PC1, fed to the VCO input via the low-pass filter and seen at the demodulator output at pin 10 (VDEMOUT), is the resultant of the phase differences of signals (SIGIN) and the comparator input (COMPIN) as shown in Figure 2. The average of VDEM is equal to 1/2 VCC when there is no signal or noise at SIGIN, and with this input the VCO oscillates at the center frequency (fo). Typical waveforms for the PC1 loop locked at fo shown in Figure 3.

The frequency capture range  $(2f_c)$  is defined as the frequency range of input signals on which the PLL will lock if it was initially out-of-lock. The frequency lock range  $(2f_L)$  is defined as the frequency range of input signals on which the loop will stay locked if it was initially in lock. The capture range is smaller or equal to the lock range.

With PC1, the capture range depends on the low-pass filter characteristics and can be made as large as the lock range. This configuration retains lock behavior even with very noisy input signals. Typical of this type of phase comparator is that it can lock to input frequencies close to the harmonics of the VCO center frequency.

### Phase Comparator 2 (PC2)

This is a positive edge-triggered phase and frequency detector. When the PLL is using this comparator, the loop is controlled by positive signal transitions and the duty factors of SIGIN and COMP $_{\rm IN}$  are not important. PC2 comprises two D-type flip-flops, control-gating and a three-state output stage. The circuit functions as an up-down counter (Figure 1) where SIG $_{\rm IN}$  causes an up-count and COMP $_{\rm IN}$  a down-count. The transfer function of PC2, assuming ripple ( $f_{\rm r}=f_{\rm i}$ ) is suppressed, is:

 $V_{DEMOUT}$  =  $(V_{CC}/4\pi)$  ( $\phi_{SIGN}$  -  $\phi_{COMPIN})$  where  $V_{DEMOUT}$  is the demodulator output at pin 10;  $V_{DEMOUT}$  =  $V_{PC2OUT}$  (via low-pass filter).

The average output voltage from PC2, fed to the VCO via the low-pass filter and seen at the demodulator output at pin 10 (VDEMOUT), is the resultant of the phase differences of  $SIG_{IN}$  and  $COMP_{IN}$  as shown in Figure 4. Typical waveforms for the PC2 loop locked at  $f_0$  are shown in Figure 5.

When the frequencies of SIG $_{IN}$  and COMP $_{IN}$  are equal but the phase of SIG $_{IN}$  leads that of COMP $_{IN}$ , the p-type output driver at PC2 $_{OUT}$  is held "ON" for a time corresponding to the phase differences ( $\phi_{DEMOUT}$ ). When the phase of SIG $_{IN}$  lags that of COMP $_{IN}$ , the n-type driver is held "ON".

When the frequency of  $SIG_{IN}$  is higher than that of  $COMP_{IN}$ , the p-type output driver is held "ON" for most of the input signal cycle time, and for the remainder of the cycle both n-type and p-type drivers are "OFF" (three-state). If the  $SIG_{IN}$  fre-

quency is lower than the COMP $_{\rm IN}$  frequency, then it is the n-type driver that is held "ON" for most of the cycle. Subsequently, the voltage at the capacitor (C2) of the low-pass filter connected to PC2 $_{\rm OUT}$  varies until the signal and comparator inputs are equal in both phase and frequency. At this stable point the voltage on C2 remains constant as the PC2 output is in three-state and the VCO input at pin 9 is a high impedance.

Thus, for PC2, no phase difference exists between  $SIG_{IN}$  and  $COMP_{IN}$  over the full frequency range of the VCO. Moreover, the power dissipation due to the low-pass filter is reduced because both p-type and n-type drivers are "OFF" for most of the signal input cycle. It should be noted that the PLL lock range for this type of phase comparator is equal to the capture range and is independent of the low-pass filter. With no signal present at  $SIG_{IN}$ , the VCO adjusts, via PC2, to its lowest frequency.

### **Lock Detector Theory of Operation**

Detection of a locked condition is accomplished by a NOR gate and an envelope detector as shown in Figure 6. When the PLL is in Lock, the output of the NOR gate is High and the lock detector output (Pin 1) is at a constant high level. As the loop tracks the signal on Pin 14 (signal in), the NOR gate outputs pulses whose widths represent the phase differences between the VCO and the input signal. The time between pulses will be approximately equal to the time constant of the VCO center frequency. During the rise time of the pulse, the diode across the  $1.5 \mathrm{k}\Omega$  resistor is forward

biased and the time constant in the path that charges the lock detector capacitor is  $T = (150\Omega \times C_{1.D})$ .

During the fall time of the pulse the capacitor discharges through the 1.5k $\Omega$  and the 150 $\Omega$  resistors and the channel resistance of the n-device of the NOR gate to ground (T = (1.5k $\Omega$  + 150 $\Omega$  + Rn-channel) x C<sub>I D</sub>).

The waveform preset at the capacitor resembles a sawtooth as shown in Figure 7. The lock detector capacitor value is determined by the VCO center frequency. The typical range of capacitor for a frequency of 10MHz is about 10pF and for a frequency of 100kHz is about 100pF. The chart in Figure 8 can be used to select the proper lock detector capacitor value. As long as the loop remains locked and tracking, the level of the sawtooth will not go below the switching threshold of the Schmitt-trigger inverter. If the loop breaks lock, the width of the error pulse will be wide enough to allow the sawtooth waveform to go below threshold and a level change at the output of the Schmitt trigger will indicate a loss of lock, as shown in Figure 9. The lock detector capacitor also acts to filter out small glitches that can occur when the loop is either seeking or losing lock.

Note: When using phase comparator 1, the detector will only indicate a lock condition on the fundamental frequency and not on the harmonics, which PC1 will also lock on. If a detection of lock is needed over the harmonic locking range of PC1, then the lock detector output must be OR-ed with the output of PC1.




FIGURE 2. PHASE COMPARATOR 1: AVERAGE OUTPUT VOLTAGE vs INPUT PHASE DIFFERENCE: VDEMOUT = VPC1OUT = (VCC/ $\pi$ ) ( $\phi$ SIGIN -  $\phi$ COMPIN);  $\phi$ DEMOUT = ( $\phi$ SIGIN -  $\phi$ COMPIN)





FIGURE 3. TYPICAL WAVEFORMS FOR PLL USING PHASE COMPARATOR 1, LOOP LOCKED AT  $f_{\rm o}$ 






FIGURE 4. PHASE COMPARATOR 2: AVERAGE OUTPUT VOLTAGE vs INPUT PHASE DIFFERENCE:  $V_{DEMOUT} = V_{PC2OUT} = (V_{CC}/\pi) \ (\phi_{SIGIN} - \phi_{COMPIN});$   $\phi_{DEMOUT} = (\phi_{SIGIN} - \phi_{COMPIN})$ 

FIGURE 5. TYPICAL WAVEFORMS FOR PLL USING PHASE COMPARATOR 2, LOOP LOCKED AT  $f_{\rm o}$ 




FIGURE 6. CD74HC/HCT7046A LOCK DETECTOR CIRCUIT




FIGURE 7. WAVEFORM PRESENT AT LOCK DETECTOR CAPACITOR WHEN IN LOCK




FIGURE 8. LOCK DETECTOR CAPACITOR SELECTION CHART




FIGURE 9. WAVEFORM PRESENT AT LOCK DETECTOR CAPACITOR WHEN UNLOCKED

# $\begin{tabular}{ll} \textbf{Absolute Maximum Ratings} \\ DC Supply Voltage, $V_{CC}$ & -0.5V to 7V \\ DC Input Diode Current, $I_{IK}$ & -0.5V or $V_I > V_{CC} + 0.5V$ & <math>\pm 20\text{mA}$ \\ DC Output Diode Current, $I_{OK}$ & For $V_O < -0.5V$ or $V_O > V_{CC} + 0.5V$ & <math>\pm 20\text{mA}$ \\ DC Output Source or Sink Current per Output Pin, $I_O$ & For $V_O > -0.5V$ or $V_O < V_{CC} + 0.5V$ & <math>\pm 25\text{mA}$ \\ DC V_{CC}$ or Ground Current, $I_{CC}$ & <math>\pm 50\text{mA}$ \\ \hline \end{tabular}$

### **Thermal Information**

Thermal Resistance (Typical, Note 3)	θ <sub>JA</sub> (ºC/W)
PDIP Package	90
SOIC Package	160
Maximum Junction Temperature	150 <sup>0</sup> C
Maximum Storage Temperature Range	65 <sup>0</sup> C to 150 <sup>0</sup> C
Maximum Lead Temperature (Soldering 10s)	300 <sup>0</sup> C
(SOIC - Lead Tips Only)	

Temperature Range, T <sub>A</sub> 55°C to 125°C Supply Voltage Range, V <sub>CC</sub>
HC Types2V to 6V
HCT Types
DC Input or Output Voltage, V $_{I},\ V_{O}$ $\ldots$ 0V to V $_{CC}$
Input Rise and Fall Time
2V
4.5V
6V

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

### NOTE:

3.  $\theta_{JA}$  is measured with the component mounted on an evaluation PC board in free air.

### **DC Electrical Specifications**

		TE: CONDI		v <sub>cc</sub>		25°C		-40°C T	O 85°C	-55°C T	O 125°C	
PARAMETER	SYMBOL	V <sub>I</sub> (V)	I <sub>O</sub> (mA)	(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
HC TYPES		-						-	-	_	-	
VCO SECTION												
INH High Level Input	V <sub>IH</sub>		-	3	2.1	-	-	2.1	-	2.1	-	٧
Voltage				4.5	3.15	•	-	3.15	-	3.15	-	٧
				6	4.2	1	-	4.2	-	4.2	-	٧
INH Low Level Input	V <sub>IL</sub>	-	-	3	-	•	0.9	-	0.9	-	0.9	٧
Voltage				4.5	-	•	1.35	-	1.35	-	1.35	٧
				6	-	-	1.8	-	1.8	-	1.8	٧
VCO <sub>OUT</sub> High Level		V <sub>IH</sub> or V <sub>IL</sub>	-0.02	3	2.9	-	-	2.9	-	2.9	-	٧
Output Voltage CMOS Loads			-0.02	4.5	4.4	-	-	4.4	-	4.4	-	٧
OMOC Louds			-0.02	6	5.9	-	-	5.9	-	5.9	-	٧
VCO <sub>OUT</sub> High Level			-	-	-	-	-	-	-	-	-	٧
Output Voltage TTL Loads			-4	4.5	3.98	-	-	3.84	-	3.7	-	٧
112 2000			-5.2	6	5.48	-	-	5.34	-	5.2	-	٧
VCO <sub>OUT</sub> Low Level	V <sub>OL</sub>	$V_{IH}$ or $V_{IL}$	0.02	2	-	-	0.1	-	0.1	-	0.1	٧
Output Voltage CMOS Loads			0.02	4.5	-	-	0.1	-	0.1	-	0.1	٧
OMOC Louds			0.02	6	-	-	0.1	-	0.1	-	0.1	٧
VCO <sub>OUT</sub> Low Level			-	-	-	-	-	-	-	-	-	٧
Output Voltage TTL Loads			4	4.5	-	-	0.26	-	0.33	-	0.4	٧
112 20003	TTL LUAUS		5.2	6	-	-	0.26	-	0.33	-	0.4	٧
C1A, C1B Low Level	$V_{OL}$	V <sub>IL</sub> or	4	4.5	-	-	0.40	-	0.47	-	0.54	٧
Output Voltage (Test Purposes Only)		V <sub>OL</sub>	5.2	6	-	-	0.40	-	0.47	-	0.54	٧

# DC Electrical Specifications (Continued)

		CONDI		V <sub>CC</sub>		25°C		-40°C 7	ГО 85°C	-55°C T	O 125°C	
PARAMETER	SYMBOL	V <sub>I</sub> (V)	I <sub>O</sub> (mA)	(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
INH VCO <sub>IN</sub> Input Leakage Current	Ι <sub>Ι</sub>	V <sub>CC</sub> or GND	-	6	-	-	±0.1	-	±1	-	±1	μА
R1 Range (Note 4)	-	-	-	4.5	3	-	-	-	-	-	-	kΩ
R2 Range (Note 4)	-	-	-	4.5	3	-	-	-	-	-	-	kΩ
C1 Capacitance	-	-	-	3	-	-	No	-	-	-	-	рF
Range				4.5	40	-	Limit	-	-	-	-	рF
				6	-	-	1	-	-	-	-	pF
VCO <sub>IN</sub> Operating	-	Over the		3	1.1	-	1.9	-	-	-	-	٧
Voltage Range		specified f Linearity S		4.5	1.1	-	3.2	-	-	-	-	٧
		8, and 3	35 - 38	6	1.1	-	4.6	-	-	-	-	٧
PHASE COMPARATO	OR SECTIO	N .				•		•				
SIG <sub>IN</sub> , COMP <sub>IN</sub>	V <sub>IH</sub>	-	-	2	1.5	-	-	1.5	-	1.5	-	٧
DC Coupled High-Level Input				4.5	3.15	-	-	3.15	-	3.15	-	V
Voltage				6	4.2	-	-	4.2	-	4.2	-	٧
SIG <sub>IN</sub> , COMP <sub>IN</sub>	V <sub>IL</sub>	-	-	2	-	-	0.5	-	0.5	-	0.5	V
DC Coupled Low-Level Input				4.5	-	-	1.35	-	1.35	-	1.35	٧
Voltage				6	-	-	1.8	-	1.8	-	1.8	٧
LD, PCn <sub>OUT</sub> High-	V <sub>OH</sub>	V <sub>IL</sub> or V <sub>IH</sub>	-0.02	2	1.9	-	-	1.9	-	1.9	-	V
Level Output Voltage CMOS Loads				4.5	4.4	-	-	4.4	-	4.4	-	V
CIVICO LOAGS				6	5.9	-	-	5.9	-	5.9	-	٧
LD, PCn <sub>OUT</sub> High-	V <sub>OH</sub>	$V_{IL}$ or $V_{IH}$	-4	4.5	3.98	-	-	3.84	-	3.7	-	٧
Level Output Voltage TTL Loads			-5.2	6	5.48	-	-	5.34	-	5.2	-	٧
LD, PCn <sub>OUT</sub> Low- Level Output Voltage	V <sub>OL</sub>	V <sub>IL</sub> or V <sub>IH</sub>	0.02	2	-	-	0.1	-	0.1	-	0.1	٧
CMOS Loads				4.5	-	-	0.1	-	0.1	-	0.1	V
		ļ		6	-	-	0.1	-	0.1	-	0.1	٧
LD, PCn <sub>OUT</sub> Low- Level Output Voltage	V <sub>OL</sub>	V <sub>IL</sub> or V <sub>IH</sub>	4	4.5	-	-	0.26	-	0.33	-	0.4	V
TTL Loads			5.2	6	-	-	0.26	-	0.33	-	0.4	V
SIG <sub>IN</sub> , COMP <sub>IN</sub> Input	lj	V <sub>CC</sub> or	-	2	-	-	±3	-	±4	-	±5	μΑ
Leakage Current		GND		3	-	-	±7	-	±9	-	±11	μΑ
				4.5	-	-	±18	-	±23	-	±29	μΑ
				6	-	-	±30	-	±38	-	±45	μΑ
PC2 <sub>OUT</sub> Three-State Off-State Current	loz	V <sub>IL</sub> or V <sub>IH</sub>	-	6	-	-	±0.5	-	±5	-	±10	μΑ
SIG <sub>IN</sub> , COMP <sub>IN</sub> Input	R <sub>I</sub>	V <sub>I</sub> at Se		3	-	800	-	-	-	-	-	kΩ
Resistance		Operatio $\Delta V_1 = 0$		4.5	-	250	-	-	-	-	-	kΩ
		See Fi		6	-	150	-	-	-	-	-	kΩ
DEMODULATOR SEC	CTION											
Resistor Range	R <sub>S</sub>	at R <sub>S</sub> >		3	10	-	300	-	-	-	-	kΩ
		Leakage Can Inf		4.5	10	-	300	-	-	-	-	kΩ
		V <sub>DEN</sub>		6	10	-	300	-	-	-	-	kΩ

# DC Electrical Specifications (Continued)

		CONDIT		Vcc		25°C		-40°C	ГО 85°C	-55°C T	O 125°C	
PARAMETER	SYMBOL	V <sub>I</sub> (V)	I <sub>O</sub> (mA)	(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
Offset Voltage VCO <sub>IN</sub>	$V_{OFF}$	$V_I = V_{V_I}$	COIN =	3	-	±30	-	-	-	-	-	mV
to V <sub>DEM</sub>		V <sub>CC</sub>		4.5	-	±20	-	-	-	-	-	mV
		Values tal R <sub>S</sub> Ra See Fig	ange	6	-	±10	-	-	-	-	-	mV
Dynamic Output	R <sub>O</sub>	V <sub>DEMO</sub>	OUT =	3	-	25	-	-	-	-	-	Ω
Resistance at		V <sub>CC</sub>		4.5	-	25	-	-	-	-	-	Ω
DEM <sub>OUT</sub>		-		6	-	25	-	-	-	-	-	Ω
Quiescent Device Current	I <sub>CC</sub>	Pins 3, 5 at V <sub>CC</sub> F GND, I <sub>I</sub> a and 14 exclu	Pin 9 at t Pins 3 to be	6	-	-	8	-	80	-	160	μА
HCT TYPES	•											
VCO SECTION												
INH High Level Input Voltage	V <sub>IH</sub>	-	-	4.5 to 5.5	2	-	-	2	-	2	-	V
INH Low Level Input Voltage	V <sub>IL</sub>	-	-	4.5 to 5.5	-	1	0.8	-	0.8	-	0.8	٧
VCO <sub>OUT</sub> High Level Output Voltage CMOS Loads	V <sub>OH</sub>	V <sub>IH</sub> or V <sub>IL</sub>	-0.02	4.5	4.4	-	-	4.4	-	4.4	-	٧
VCO <sub>OUT</sub> High Level Output Voltage TTL Loads			-4	4.5	3.98	-	-	3.84	-	3.7	-	٧
VCO <sub>OUT</sub> Low Level Output Voltage CMOS Loads	V <sub>OL</sub>	V <sub>IH</sub> or V <sub>IL</sub>	0.02	4.5	-	-	0.1	-	0.1	-	0.1	٧
VCO <sub>OUT</sub> Low Level Output Voltage TTL Loads			4	4.5	-	-	0.26	-	0.33	-	0.4	٧
C1A, C1B Low Level Output Voltage (Test Purposes Only)	V <sub>OL</sub>	V <sub>IH</sub> or V <sub>IL</sub>	4	4.5	-	-	0.40	-	0.47	-	0.54	٧
INH VCO <sub>IN</sub> Input Leakage Current	lμ	Any Vo Between V GN	V <sub>CC</sub> and	5.5	-		±0.1	-	±1	-	±1	μΑ
R1 Range (Note 4)	-	-	-	4.5	3	-	-	-	-	-	-	kΩ
R2 Range (Note 4)	-	-	-	4.5	3	-	-	-	-	-	-	kΩ
C1 Capacitance Range	-	-	-	4.5	40	-	No Limit	-	-	-	-	pF
VCO <sub>IN</sub> Operating Voltage Range	-	specified f Linearity Se 8, and 3	Over the range specified for R1 for Linearity See Figure 8, and 35 - 38 (Note 5)		1.1	-	3.2	-	-	-	-	V
PHASE COMPARATO	R SECTIO	N	U		-	_	-	-	-	-	-	-
SIG <sub>IN</sub> , COMP <sub>IN</sub> DC Coupled High-Level Input Voltage	V <sub>IH</sub>	-	-	4.5 to 5.5	3.15	-	-	3.15	-	3.15	-	V

# DC Electrical Specifications (Continued)

		TES CONDI		Vcc		25°C		-40°C 7	O 85°C	-55°C T	O 125°C	
PARAMETER	SYMBOL	V <sub>I</sub> (V)	I <sub>O</sub> (mA)	(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
SIG <sub>IN</sub> , COMP <sub>IN</sub> DC Coupled Low-Level Input Voltage	V <sub>IL</sub>	-	-	4.5 to 5.5	-	-	1.35	-	1.35	-	1.35	V
LD, PCn <sub>OUT</sub> High- Level Output Voltage CMOS Loads	V <sub>OH</sub>	V <sub>IL</sub> or V <sub>IH</sub>	-	4.5	4.4	-	-	4.4	-	4.4	-	٧
LD, PCn <sub>OUT</sub> High- Level Output Voltage TTL Loads	V <sub>OH</sub>	V <sub>IL</sub> or V <sub>IH</sub>	-	4.5	3.98	-	-	3.84	-	3.7	-	٧
LD, PCn <sub>OUT</sub> Low- Level Output Voltage CMOS Loads	V <sub>OL</sub>	V <sub>IL</sub> or V <sub>IH</sub>	-	4.5	-	-	0.1	-	0.1	-	0.1	٧
LD, PCn <sub>OUT</sub> Low- Level Output Voltage TTL Loads	V <sub>OL</sub>	V <sub>IL</sub> or V <sub>IH</sub>	-	4.5	-	-	0.26	-	0.33	-	0.4	٧
SIG <sub>IN</sub> , COMP <sub>IN</sub> Input Leakage Current	I <sub>I</sub>	Any Voltage Between V <sub>CC</sub> and GND	-	5.5	-	-	±30		±38		±45	μА
PC2 <sub>OUT</sub> Three-State Off-State Current	loz	V <sub>IL</sub> or V <sub>IH</sub>	-	5.5	-	-	±0.5	±5	-	-	±10	μΑ
SIG <sub>IN</sub> , COMP <sub>IN</sub> Input Resistance	R <sub>l</sub>	V <sub>I</sub> at Se Operatio ΔV, 0 See Fig	n Point: .5V,	4.5	-	250	-	-	-	-	-	kΩ
DEMODULATOR SEC	TION	•										<b>!</b>
Resistor Range	R <sub>S</sub>	at R <sub>S</sub> > Leakage Can Infl V <sub>DEN</sub>	Current luence	4.5	10	-	300	-	-	-	-	kΩ
Offset Voltage VCO <sub>IN</sub> to V <sub>DEM</sub>	V <sub>OFF</sub>	$V_{I} = V_{VG}$ $\frac{V_{CC}}{2}$ $Values ta$ $R_{S} R_{i}$ $See Fig$	ken over ange	4.5	-	±20	-	-	-	-	-	mV
Dynamic Output Resistance at DEM <sub>OUT</sub>	R <sub>O</sub>	V <sub>DEMO</sub>	OUT =	4.5	-	25	-	-	-	-	-	Ω
Quiescent Device Current	lcc	V <sub>CC</sub> or GND	-	5.5	-	-	8	-	80	-	160	μΑ
Additional Quiescent Device Current Per Input Pin: 1 Unit Load Note 6	Δl <sub>CC</sub>	V <sub>CC</sub> -2.1 (Exclud- ing Pin 5)	-	4.5 to 5.5	-	100	360	-	450	-	490	μА

### NOTES:

- 4. The value for R1 and R2 in parallel should exceed 2.7kΩ; R1 and R2 values above 300kΩ may contribute to frequency shift due to leakage currents
- 5. The maximum operating voltage can be as high as  $V_{CC}$  -0.9V, however, this may result in an increased offset voltage.
- 6. For dual-supply systems theoretical worst case ( $V_I = 2.4V$ ,  $V_{CC} = 5.5V$ ) specification is 1.8mA.

# **HCT Input Loading Table**

INPUT	UNIT LOADS
INH	1

NOTE: Unit Load is  $\Delta I_{\hbox{\footnotesize CC}}$  limit specified in DC Electrical Table, e.g., 360µA max at 25°C.

# **Switching Specifications** $C_L = 50 pF$ , Input $t_f$ , $t_f = 6 ns$

		TEST			25°C		-40°( 85	с то °с		C TO S°C	
PARAMETER	SYMBOL	CONDITIONS	V <sub>CC</sub> (V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
HC TYPES											
PHASE COMPARATOR SECT	ON										
Propagation Delay SIG <sub>IN</sub> , COMP <sub>IN</sub> to PC <sub>1OUT</sub>	t <sub>PLH</sub> , t <sub>PHL</sub>		2		-	200		250		300	ns
			4.5	-	-	40	-	50	-	60	ns
			6	-	-	34	-	43	-	51	ns
Output Transition Time	t <sub>THL</sub> , t <sub>TLH</sub>		2	-	-	75	-	95	-	110	ns
			4.5	-	-	15	-	19	-	22	ns
			6	-	-	13	-	16	-	19	ns
Output Enable Time, SIG <sub>IN</sub> ,	t <sub>PZH</sub> , t <sub>PZL</sub>		2	-	-	280	-	350	-	420	ns
COMP <sub>IN</sub> to PC2 <sub>OUT</sub>			4.5	-	-	56	-	70	-	84	ns
			6	-	-	48	-	60	-	71	ns
Output Disable Time, SIG <sub>IN</sub> ,	t <sub>PHZ</sub> , t <sub>PLZ</sub>		2	-	-	325	-	405	-	490	ns
COMP <sub>IN</sub> to PC2 <sub>OUT</sub>			4.5	-	-	65	-	81	-	98	ns
			6	-	-	55	-	69	-	83	ns
AC Coupled Input Sensitivity (P-P) at SIGIN or COMPIN		V <sub>I(P-P)</sub>	3	-	11	-	-	-	-	-	mV
		, ,	4.5	-	15	-	-	-	-	-	mV
			6	-	33	-	-	-	-	-	mV
VCO SECTION											
Frequency Stability with	Δf	$R_1 = 100k\Omega$ ,	3	-	-	-	Typ 0.11		-	-	%/ºC
Temperature Change	$\overline{\Delta}\overline{T}$	R <sub>2</sub> = ∞	4.5	-	-	-			-	-	%/ºC
			6	-	-	-			-	-	%/ºC
Maximum Frequency	f <sub>MAX</sub>	C <sub>1</sub> = 50pF	3	-	-	-	-	-	-	-	MHz
		$R_1 = 3.5k\Omega$ $R_2 = \infty$	4.5	-	24	-	-	-	-	-	MHz
		112 = 33	6	-	-	-	-	-	-	-	MHz
		C <sub>1</sub> = 0pF	3	-	-	-	-	-	-	-	MHz
		$R_1 = 9.1k\Omega$ $R_2 = \infty$	4.5	-	38	-	-	-	-	-	MHz
		112 = 55	6	-	-	-	-	-	-	-	MHz
Center Frequency	fo	C <sub>1</sub> = 40pF	3	7	10	-	-	-	-	-	MHz
		$R_1 = 3k\Omega$ $R_2 = \infty$	4.5	12	17	-	-	-	-	-	MHz
		$VCO_{IN} = V_{CC}/2$	6	14	21	-	-	-	-	-	MHz
Frequency Linearity	Δf <sub>VCO</sub>	$R_1 = 100k\Omega$	3	-	-	-	-	-	-	-	%
		$R_2 = \infty$ $C_1 = 100pF$	4.5	-	0.4	-	-	-	-	-	%
		0 <sub>1</sub> = 100pi	6	-	-	-	-	-	-	-	%

<b>Switching Specifications</b> $C_L = 50 pF$ , Input $t_f$ , $t_f = 6 ns$	(Continued)
--	-------------

		TEST			25°C		-40 <sup>0</sup> ( 85	C TO °C			LINITE	
PARAMETER	SYMBOL	CONDITIONS	V <sub>CC</sub> (V)	MIN	TYP	MAX	MIN	МАХ	MIN	MAX	UNITS	
Offset Frequency		$R_2 = 220k\Omega$	3	-	-	-	-	-	-	-	kHz	
		C <sub>1</sub> = 1nF	4.5	-	400	-	-	-	-	-	kHz	
			6	-	-	-	-	-	-	-	kHz	
DEMODULATOR SECTION	•				•					•	•	
V <sub>OUT</sub> vs f <sub>IN</sub>		$R_1 = 100k\Omega$	3	-	-	-	-	-	-	-	mV/kH:	
		$R_2 = \infty$ $C_1 = 100pF$	4.5	-	330	-	-	-	-	-	mV/kHz	
		$R_5 = 10k\Omega$ $R_3 = 100k\Omega$ $C_2 = 100pF$	6	-	-	-	-	-	-	-	mV/kHz	
HCT TYPES	•									<u> </u>		
PHASE COMPARATOR SECT	ION											
Propagation Delay	t <sub>PLH</sub> , t <sub>PHL</sub>											
SIG <sub>IN</sub> , COMP <sub>IN</sub> to PC <sub>1OUT</sub>			4.5	-	-	45	-	56	-	68	ns	
Output Transition Time	t <sub>THL</sub> , t <sub>TLH</sub>		4.5	-	-	15	-	19	-	22	ns	
Output Enable Time, SIG <sub>IN</sub> , COMP <sub>IN</sub> to PC2 <sub>OUT</sub>	t <sub>PZH</sub> , t <sub>PZL</sub>		4.5	-	-	60	-	75	-	90	ns	
Output Disable Time, SIG <sub>IN</sub> , COMP <sub>IN</sub> to PCZ <sub>OUT</sub>	t <sub>PHZ</sub> , t <sub>PLZ</sub>		4.5	ı	-	70	ı	86	-	105	ns	
AC Coupled Input Sensitivity		V <sub>I(P-P)</sub>	3	-	11	-	-	-	-	-	mV	
$(P-P)$ at $SIG_{IN}$ or $COMP_{IN}$			4.5	-	15	-	-	-	-	-	mV	
			6	-	33	-	-	-	-	-	mV	
VCO SECTION												
Frequency Stability with Temperature Change	$\frac{\Delta f}{\Delta T}$	$R_1 = 100k\Omega$ , $R_2 = \infty$	4.5	ı	-	-	Тур	0.11	1	-	%/ºC	
Maximum Frequency	fMAX	$C_1 = 50 pF$ $R_1 = 3.5 k\Omega$ $R_2 = \infty$	4.5	1	24	-	1	-	1	-	MHz	
		$C_1 = 0pF$ $R_1 = 9.1k\Omega$ $R_2 = \infty$	4.5	-	38	-	-	-	-	-	MHz	
Center Frequency	f <sub>o</sub>	$C_1 = 40pF$ $R_1 = 3k\Omega$ $R_2 = \infty$ $VCO_{IN} = V_{CC}/2$	4.5	12	17	-	-	-	-	-	MHz	
Frequency Linearity	Δf <sub>VCO</sub>	$R_1 = 100k\Omega$ $R_2 = \infty$ $C_1 = 100pF$	4.5	-	0.4	-	-	-	-	-	%	
Offset Frequency		$R_2 = 220k\Omega$ $C_1 = 1nF$	4.5	-	400	-	-	-	-	-	kHz	
DEMODULATOR SECTION												
V <sub>OUT</sub> vs f <sub>IN</sub>		$R_1 = 100 \text{k}\Omega$ $R_2 = \infty$ $C_1 = 100 \text{pF}$ $R_5 = 10 \text{k}\Omega$ $R_3 = 100 \text{k}\Omega$ $C_2 = 100 \text{pF}$	4.5	-	330	-	-	-	-	-	mV/kHz	

### Test Circuits and Waveforms




FIGURE 10. HC TRANSITION TIMES AND PROPAGATION DELAY TIMES, COMBINATION LOGIC




FIGURE 11. HCT TRANSITION TIMES AND PROPAGATION DELAY TIMES, COMBINATION LOGIC

# Typical Performance Curves




FIGURE 12. TYPICAL INPUT RESISTANCE CURVE AT  ${\sf SIG_{IN}}, {\sf COMP_{IN}}$ 





FIGURE 13. HC7046A TYPICAL CENTER FREQUENCY vs R1, C1  $\,$ 







FIGURE 14. HC7046A TYPICAL CENTER FREQUENCY vs R1, C1 FIGURE 15. HC7046A TYPICAL CENTER FREQUENCY vs R1, C1







FIGURE 16. HCT7046A TYPICAL CENTER FREQUENCY vs R1, C1

FIGURE 17. HCT7046A TYPICAL CENTER FREQUENCY vs R1, C1








FIGURE 18. HC7046A TYPICAL VCO FREQUENCY vs VCOIN

FIGURE 19. HC7046A TYPICAL VCO FREQUENCY vs VCO<sub>IN</sub> (R1 =  $1.5M\Omega$ , C1 =  $0.1\mu$ F)





(R1 =  $150k\Omega$ , C1 =  $0.1\mu$ F)

FIGURE 21. HC7046A TYPICAL VCO FREQUENCY vs VCO<sub>IN</sub> (R1 =  $5.6k\Omega$ , C1 =  $0.1\mu$ F)




FIGURE 22. HC7046A TYPICAL VCO FREQUENCY vs VCO<sub>IN</sub> (R1 = 150k $\Omega$ , C1 = 0.1 $\mu$ F)




FIGURE 23. HC7046A TYPICAL VCO FREQUENCY vs VCO<sub>II</sub>  $(R1 = 5.6k\Omega, C1 = 50pF)$ 




FIGURE 24. HC7046A TYPICAL CHANGE IN VCO FREQUENCY VS AMBIENT TEMPERATURE AS A FUNCTION OF R1 (V<sub>CC</sub> = 3V)




FIGURE 25. HC7046A TYPICAL CHANGE IN VCO FREQUENCY vs AMBIENT TEMPERATURE AS A FUNCTION OF R1




FIGURE 26. HC7046A TYPICAL CHANGE IN VCO FREQUENCY vs AMBIENT TEMPERATURE AS A FUNCTION OF R1




FIGURE 27. HCT7046A TYPICAL CHANGE IN VCO FREQUENCY vs AMBIENT TEMPERATURE AS A FUNCTION OF R1




FIGURE 28. HC7046A TYPICAL CHANGE IN VCO FREQUENCY vs AMBIENT TEMPERATURE AS A FUNCTION OF R1




FIGURE 29. HC7046A OFFSET FREQUENCY vs R2, C1




FIGURE 30. HC7046A OFFSET FREQUENCY vs R2, C1




FIGURE 31. HCT7046A OFFSET FREQUENCY vs R2, C1




FIGURE 32. HC7046A AND HCT7046A OFFSET FREQUENCY vs R2, C1





FIGURE 33. HC7046A  $f_{MIN}/f_{MAX}$  vs R2/R1






FIGURE 40. HC7046A DEMODULATOR POWER DISSIPATION vs RS (TYP)




FIGURE 41. HCT7046A DEMODULATOR POWER DISSIPATION vs RS (TYP) ( $V_{CC}$  = 3V, 4.5V, 6V)




FIGURE 42. HC7046A VCO POWER DISSIPATION vs R1 (C1 = 50pF,  $1\mu F$ )




FIGURE 43. HCT7046A VCO POWER DISSIPATION vs R2 (C1 = 50pF,  $1\mu$ F)




FIGURE 44. HCT7046A VCO POWER DISSIPATION vs R1 (C1 = 50pF,  $1\mu$ F)




FIGURE 45. HC7046A VCO POWER DISSIPATION vs R2 (C1 = 50pF,  $1\mu F$ )

### HC/HCT7046A CPD

CHIP SECTION	НС	НСТ	UNIT
Comparator 1	48	50	pF
Comparator 2	39	48	pF
vco	61	53	pF

# Application Information

This information is a guide for the approximation of values of external components to be used with the CD74HC7046A and CD74HCT7046A in a phase-lock-loop system.

References should be made to Figures 13 through 23 and Figures 36 through 41 as indicated in the table.


Values of the selected components should be within the following ranges:

R1  $> 3k\Omega$ ; R2  $> 3k\Omega$ ;

R1 || R2 parallel value >  $2.7k\Omega$ ;

C1 greater than 40pF

SUBJECT	PHASE COMPARATOR	DESIGN CONSIDERATIONS	
VCO Frequency Without Extra Offset (R2 = ∞)	PC1 or PC2	VCO Frequency Characteristic The characteristics of the VCO operation are shown in Figures 13 - 23.    MAX	
PC1	PC1	Selection of R1 and C1 Given f <sub>0</sub> , determine the values of R1 and C1 using Figures 13 - 17.	
	PC2	Given $f_{MAX}$ calculate $f_0$ as $f_{MAX}/2$ and determine the values of R1 and C1 using Figures 13 - 17. To obtain $2f_L$ : $2f_L \approx \frac{2(\Delta VCO_{IN})}{R1C1}$ where $0.9V < VCO_{IN} < V_{CC}$ - $0.9V$ is the range of $\Delta VCO_{IN}$	
VCO Frequency with Extra Offset (R2 > 3kΩ)	PC1 or PC2	VCO Frequency Characteristic The characteristics of the VCO operation are shown in Figures 29 - 32.    MAX   fvco   fo   2fL   2fL	
	PC1 or PC2	Selection of R1, R2 and C1 Given $f_0$ and $f_L$ , offset frequency, $f_{MIN}$ , may be calculated from $f_{MIN} \approx f_0$ - 1.6 $f_L$ . Obtain the values of C1 and R2 by using Figures 29 - 32. Calculate the values of R1 from Figures 33 - 34.	



### **Lock Detector Circuit**

The lock detector feature is very useful in data synchronization, motor speed control, and demodulation. By adjusting the value of the lock detector capacitor so that the lock output will change slightly before actually losing lock, the designer can create an "early warning" indication allowing corrective measures to be implemented. The reverse is also true, especially with motor speed controls, generators, and clutches that must be set up before actual lock occurs or disconnected during loss of lock.

When using phase comparator 1, the detector will only indicate a lock condition on the fundamental frequency and not on the harmonics, which PC1 will lock on.