

#### RAA210850

Pin-Configurable 50A DC/DC Power Module with PMBus Interface

FN9346 Rev.1.00 Mar 15, 2019

The RAA210850 is a pin-strap configurable 50A step-down PMBus-compliant DC/DC power supply module that integrates a digital PWM controller, synchronous MOSFETs, power inductor, and passive components. Only input and output capacitors are needed to finish the design. Because of its thermally enhanced HDA packaging technology, the module can deliver up to 50A of continuous output current without the need for airflow or additional heat sinking. The RAA210850 simplifies configuration and control of Renesas digital power technology while offering an upgrade path to full PMBus configuration through the pin-compatible ISL8272M.

The RAA210850 operates with the ChargeMode™ control architecture, which responds to a transient load within a single switching cycle. The RAA210850 can be easily programmed with pin-strap resistors to set the output voltage, switching frequency, input UVLO, soft-start/stop, and device addresses. PMBus can be used to monitor voltages, currents, temperatures, and fault status. The RAA210850 is supported by PowerNavigator™ software, a Graphical User Interface (GUI), that can configure modules for desired solutions.

The RAA210850 is available in a low profile, compact, (18mmx23mmx7.5mm) fully encapsulated, thermally enhanced HDA package, suitable for automated assembly by standard surface mount equipment.

#### **Related Literature**

For a full list of related documents, visit our website:

• RAA210850 product page

#### **Features**

- Wide input voltage range: 4.5V to 14V
- Up to 96% efficiency
- Programmable output voltage
  - 0.6V to 5V output voltage settings
  - $\pm 1.2\%$   $V_{OUT}$  accuracy over line, load, and temperature
- PMBus compliant communication interface
- Pin-strap mode for standard settings
  - V<sub>OUT</sub>, switching frequency, input UVLO, soft-start/stop, and external synchronization
- Real-time telemetry for V<sub>IN</sub>, V<sub>OUT</sub>, I<sub>OUT</sub>, temperature, duty cycle, and switching frequency
- Complete overvoltage, undervoltage, current and temperature protections with fault logging
- PowerNavigator supported
- Thermally enhanced HDA package

#### **Applications**

- · Server, telecom, storage, and datacom
- Industrial/ATE and networking equipment
- General purpose power for ASIC, FPGA, DSP, and memory




 Figure 1 represents a typical implementation of the RAA210850. Renesas recommends tying the enable pin (EN) to SGND for

Figure 1. 50A Application Circuit




Figure 2. A Small Package for High Power Density

# **Contents**

1.	Overview 4
1.1	Typical Application Module
1.2	Internal Block Diagram
1.3	Ordering Information
1.4	Pin Configuration
1.5	Pin Descriptions9
2.	Specifications
2.1	Absolute Maximum Ratings
2.2	Thermal Information
2.3	Recommended Operating Conditions
2.4	Electrical Specifications
3.	Typical Performance Curves
3.1	Efficiency Performance
3.1	Transient Response Performance
3.3	Derating Curves
3.3	Defaulting Curves
4.	Functional Description
4.1	SMBus Communications
4.2	Output Voltage Selection
4.3	Soft-Start/Stop Delay and Ramp Times
4.4	Input Undervoltage Lockout (UVLO)
4.5	Power-Good
4.6	Switching Frequency and PLL
4.7	Loop Compensation
4.8	SMBus Module Address Selection
4.9	Output Overvoltage Protection
4.10	Output Prebias Protection
4.11	Output Overcurrent Protection
4.12	2 Thermal Overload Protection
4.13	Phase Spreading
4.14	4 Monitoring with SMBus
4.15	Snapshot Parameter Capture
5.	Layout Guidelines
5.1	Thermal Considerations
5.1	
	Package Description
5.3	PCB Layout Pattern Design
5.4	Thermal Vias
5.5	Stencil Pattern Design
5.6	Reflow Parameters




#### RAA210850

6.	PMBus Command Summary	32
6.1	PMBus Data Formats	
6.2	PMBus Use Guidelines	34
7.	PMBus Commands Description	35
8.	Revision History	50
8.1	Firmware	50
8.2	Datasheet	50
9	Package Outline Drawing	51



# 1. Overview

# 1.1 Typical Application Module



RAA210850

1. Overview

#### Notes

- 2. R<sub>2</sub> and R<sub>3</sub> are not required if the PMBus host already has I<sup>2</sup>C pull-up resistors.
- R<sub>6</sub> through R<sub>11</sub> can be selected according to the tables for the pin-strap resistor setting in this document.
- 4. V25, VR, and VR55 do not need external capacitors. V25 can be no connection.

Figure 3. Typical Application Circuit - Single Module

Table 1. RAA210850 Design Guide Matrix and Output Voltage Response

V <sub>IN</sub> (V)	V <sub>OUT</sub> (V)	C <sub>OUT</sub> (Bulk) (µF)	C <sub>OUT</sub> (Ceramic) (μF)	ASCR Residual ( <u>Note 6</u> )	ASCR Gain (Note 6)	P-P Deviation (mV)	Recovery Time (µs)	Load Step (A) (Note 7)	Frequency (kHz)
12	0.7	5x470	12 x100	90	280	64.39	12.8	0 - 25	364
12	0.7	4x470	8 x100	90	600	61.25	10.23	0 – 25	615
5	0.7	5x470	12 x100	90	280	62.36	12.26	0 – 25	364
5	0.7	4x470	8 x100	90	500	61.32	7.47	0 – 25	640
12	0.8	5x470	10 x100	90	250	72.59	14.7	0 – 25	364
12	0.8	3x470	10 x100	100	450	70.76	9.83	0 – 25	615
5	0.8	5x470	10 x100	90	250	65.88	11.86	0 – 25	364
5	0.8	3x470	10 x100	90	450	65.29	8.66	0 – 25	615
12	0.9	4x470	12 x100	90	230	80	12.8	0 – 25	364
12	0.9	3x470	8 x100	90	320	81.85	10.58	0 – 25	615
5	0.9	4x470	12 x100	90	230	73.84	12.26	0 – 25	364
5	0.9	3x470	8 x100	90	320	78.73	9.06	0 – 25	615
12	1	3x470	10 x100	90	250	91.65	10.8	0 – 25	421
12	1	2x470	9 x100	100	320	92.06	11.38	0 – 25	615
5	1	3x470	10 x100	90	220	84.2	12.65	0 – 25	421
5	1	2x470	9 x100	100	320	85.83	11.46	0 – 25	727
12	1.2	2x470	11 x100	100	240	107.16	10.41	0 – 25	471
12	1.2	2x470	8 x100	90	320	103.49	8.22	0 – 25	727
5	1.2	2x470	11 x100	100	240	98.35	15	0 – 25	471
5	1.2	2x470	8 x100	90	320	99.77	8.62	0 – 25	727
12	1.5	2x470	6 x100	90	160	137.69	10.4	0 – 25	471
12	1.5	1x470	8 x100	100	240	131.45	9.71	0 – 25	727
5	1.5	2x470	6 x100	90	160	133.77	17	0 – 25	471
5	1.5	1x470	8 x100	100	240	140.51	12.61	0 – 25	727
12	1.8	1x470	12 x100	100	160	151.12	12.61	0 – 25	471
12	1.8	1x470	6 x100	100	200	159.72	9.46	0 – 25	727
5	1.8	1x470	12 x100	100	160	150.77	22.98	0 – 25	471
5	1.8	1x470	6 x100	100	200	159.62	17.39	0 – 25	727
12	2.5	1x470	9 x100	100	160	174.37	9.81	0 – 25	533
5	2.5	1x470	9 x100	100	160	168.41	29.37	0 – 25	533
12	3.3	1x470	7 x100	90	120	218.11	8.62	0 – 25	533
12	5	1x470	9 x100	90	120	224.44	5.03	0 – 2	571

#### Notes

<sup>5. 1</sup> x 470μF input bulk (EEE1EA471P) and 6x22μF input ceramic (CRM32ER71C226KE18L) capacitors are used to evaluate all test conditions above. The C<sub>IN</sub> bulk capacitor is optional only for energy buffer from the long input power supply cable.

<sup>6.</sup> ASCR gain and residual are selected to ensure phase margin higher than 60° and gain margin higher than 8dB at room temperature.

<sup>7.</sup> Output voltage response is tested with 0 to 50% load step and slew rate at 15A/ $\mu$ s.

Table 2. Recommended Input/Output Capacitors

Vendors	Value	Part Number
Murata, Input Ceramic	47μF, 16V, 1210	GRM32ER61C476ME15L
Murata, Input Ceramic	22μF, 25V, 1210	GRM32ER61E226KE15L
Murata, Input Ceramic	22μF, 16V, 1210	GRM32ER71C226KE18L
Murata, Output Ceramic	100μF, 6.3V, 1206	GRM31CR60J107ME39L
TDK, Output Ceramic	100μF, 6.3V, 1206	C3216X5R0J107M160AB
Panasonic, Output Bulk	470μF, 4V, 2917	4TPE470MCL
Panasonic, Output Bulk	470μF, 6.3V, 2917	6TPF470MAH
Panasonic, Input Bulk	470µF, 25V	EEE1EA471P

# 1.2 Internal Block Diagram




Figure 4. Internal Block Diagram

#### 1.3 Ordering Information

Part Number ( <u>Notes 9</u> , <u>10</u> )	Part Marking	Temp Range (°c)	Tape and Reel (Units) (Note 8)	Package (RoHS Compliant)	Pkg. Dwg. #
RAA2108502GLG#AG0	RAA2108502	-40 to +85	-	58 Ld 18x23 HDA	Y58.18x23
RAA2108502GLG#HG0	RAA2108502	-40 to +85	100	58 Ld 18x23 HDA	Y58.18x23
RTKA2108502H00000BU	Single-Module Evaluation Board				

#### Notes:

- 8. Refer to TB347 for details about reel specifications.
- These Pb-free plastic packaged products are RoHS compliant by EU exemption 7C-I and 7A. They employ special Pb-free
  material sets; molding compounds/die attach materials and NiPdAu plate-e4 termination finish, which is compatible with both
  SnPb and Pb-free soldering operations. Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or
  exceed the Pb-free requirements of IPC/JEDEC J STD-020.
- 10. For Moisture Sensitivity Level (MSL), refer to the RAA210850 device. For more information about MSL, refer to TB363.

Table 3. Key Differences between Family of Parts


Part Number	Description	V <sub>IN</sub> Range (V)	V <sub>OUT</sub> Range (V)	I <sub>OUT</sub> (A)
RAA210850	50A DC/DC single channel power module	4.5 - 14	0.6 - 5	50
RAA210833	33A DC/DC single channel power module	4.5 - 14	0.6 - 5	33
RAA210825	25A DC/DC single channel power module	4.5 - 14	0.6 - 5	25
RAA210870	70A DC/DC single channel power module	4.5 - 14	0.6 - 2.5	70
RAA210925	25A/25A DC/DC dual channel power module	4.5 - 14	0.6 - 5	25/25

Table 4. Comparison of Simple Digital and Full Digital Parts

	ISL8272M	RAA210850
V <sub>IN</sub> (V)	4.5 - 14	4.5 - 14
V <sub>OUT</sub> (V)	0.6 - 5	0.6 - 5
I <sub>OUT</sub> (Max) (A)	50	50
f <sub>SW</sub> (kHz)	296 - 1067	296 - 1067
Digital PMBus Programmablility for Configuration of Modules	All PMBus commands. NVM access to store module configuration	Configuration of modules supported by pin-strap resistors. Digital programmability supports configuration changes during run-time operation with a subset of PMBus commands. No NVM access to store module configuration
Power Navigator Support	Yes	Yes
SYNC Capability	Yes	Yes
Current Sharing Multi-Modules	Yes	No
DDC Pin (Inter-Device Communication)	Yes	No

Note: For a full comparison of all the RAA210XXX and ISL827XM product offerings, please visit the simple-digital module family page.

# 1.4 Pin Configuration



# 1.5 Pin Descriptions

Pin	Label	Туре	Description
PAD1, 2	VOUT	PWR	Power supply output voltage. Output voltage from 0.6V to 5V. Tie these two pads together to achieve a single output. For higher output voltage, refer to the derating curves starting on page 17 to set the maximum output current from these pads.
PAD3, 4, 5, 7, 10, 12, 13, 15	PGND	PWR	Power ground. Refer to "Layout Guidelines" on page 29 for the PGND pad connections and I/O capacitor placement.
PAD6	SGND	PWR	Signal ground. Refer to "Layout Guidelines" on page 29 for the SGND pad connections.
PAD8, 9, 11	VIN	PWR	Input power supply voltage to power the module. The input voltage range is 4.5V to 14V.
PAD14, 16	SW1, SW2	PWR	Switching node pads. The SW pads dissipate heat and provide good thermal performance. Refer to "Layout Guidelines" on page 29 for the SW pad connections.
C6	VSET_CRS	I	Output voltage selection pin. Used to set the V <sub>OUT</sub> set point. Use VSET_FINE for fine-tuning.
C7	VSET_FINE	I	Output voltage fine-tuning. Provides increased V <sub>OUT</sub> resolution based on the programmed VSET_CRS value.

Pin	Label	Type	Description
C8	CFG	I	Clock source configuration pin. If the clock source is set to be internal, the internal frequency is set according to the SYNC pin resistor settings. If the clock source is set to external, the internal frequency is set according to the CFG pin resistor. Refer to "Switching Frequency and PLL" on page 22 for more information.
C9	VMON	I	Driver voltage monitoring. Use this pin to monitor VDRV through an external 16:1 resistor divider.
C10	SA	I	Serial address selection pin. Assigns a unique address for each individual device and enables certain management features.
C11	SALRT	0	Serial alert. Connect to an external host if desired. SALRT is asserted low upon a fault event and deasserted when the fault is cleared. A pull-up resistor is required.
C12	SDA	I/O	Serial data. Connect to an external host and/or to other Digital-DC™ devices. A pull-up resistor is required.
C13	SCL	I/O	Serial clock. Connect to an external host and/or to other Digital-DC devices. A pull-up resistor is required.
D4	SS/ UVLO	I	Soft-start/stop and undervoltage lockout selection pin. Sets the turn on/off delay and ramp time and the input UVLO threshold levels.
D5	PG	0	Power-good output. The power-good is configured as an open-drain output.
D13	SYNC	I/O	Clock synchronization input. Sets the frequency of the internal switch clock, or synchronizes to an external clock.
E14	EN	I	Enable pin. Logic high to enable the module output.
C5, D14, E4, E15, F4, F15, G4	TEST	-	Test pins. Do not connect these pins.
G14	ASCR	I	ChargeMode™ control ASCR parameters selection pin. Sets ASCR gain and residual values.
G15	V25	PWR	Internal 2.5V reference that powers internal circuitry. No external capacitor is required for this pin.
H3	VSENN	I	Differential output voltage sense feedback. Connect to the negative output regulation point.
H4	VSENP	I	Differential output voltage sense feedback. Connect to the positive output regulation point.
H16, J16, K16, M14	SGND	PWR	Signal grounds. Use multiple vias to connect the SGND pins to the internal SGND layer.
K14	VDD	PWR	Input supply voltage for the controller. Connect the VDD pad to the V <sub>IN</sub> supply.
L2	VR	PWR	Internal LDO bias pin. Tie VR directly to VR55 with a short loop trace.
L3, P11	SWD1, SWD2	PWR	Switching node driving pins. Directly connect to the SW1 and SW2 pads with short loop wires.
L14	VR5	PWR	Internal 5V reference that powers internal circuitry. Place a 10µF decoupling capacitor for this pin.
M1	VCC	PWR	Internal LDO output. Connect VCC to VDRV for internal LDO driving.
M5, M17, N5	PGND	PWR	Power grounds. Use multiple vias to connect the PGND pins to the internal PGND layer.
M10	VR55	PWR	Internal 5.5V bias voltage for internal LDO use only. Tie VR55 directly to the VR pin.
M13	VR6	PWR	Internal 6V reference used to power internal circuitry. Place a 10µF decoupling capacitor for this pin.
N6, N16	VDRV	PWR	Power supply for internal FET drivers. Connect a 10µF bypass capacitor to each of these pins. These pins can be driven by the internal LDO through VCC pin or by the external power supply directly. Keep the driving voltage between 4.5V and 5.5V. For 5V input applications, use an external supply or connect this pin to VIN.
R8, R17	VDRV1	I	Bias pin of the internal FET drivers. Always tie to VDRV.



# 2. Specifications

## 2.1 Absolute Maximum Ratings

Parameter	Minimum	Maximum	Unit
Input Supply Voltage, VIN Pin	-0.3	+17	V
Input Supply Voltage for Controller, VDD Pin	-0.3	+17	V
MOSFET Switch Node Voltage, SW1/2, SWD1/2	-0.3	+17	V
MOSFET Driver Supply Voltage, VDRV, VDRV1 Pin	-0.3	+6.0	V
Output Voltage, VOUT pin	-0.3	+6.0	V
Internal Reference Supply Voltage, VR6 Pin	-0.3	+6.6	V
Internal Reference Supply Voltage, VR, VR5, VR55 Pin	-0.3	+6.5	V
Internal Reference Supply Voltage, V25 Pin	-0.3	+3	V
Logic I/O Voltage for EN, CFG, PG, ASCR, VSET_FINE, SA, SCL, SDA, SALRT, SYNC, SS/UVLO, VMON, VSET_CRS	-0.3	+6.0	V
Analog Input Voltages			•
VSENP	-0.3	+6.0	V
VSENN	-0.3	+0.3	V
ESD Rating	Val	ue	Unit
Human Body Model (Tested per JS-001-2017)	2	2	kV
Machine Model (Tested per JESD22-A115C)	20	00	V
Charged Device Model (Tested per JS-002-2014)	75	50	V
Latch-Up (Tested per JESD78E; Class 2, Level A)	10	00	mA

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions can adversely impact product reliability and result in failures not covered by warranty.

### 2.2 Thermal Information

Thermal Resistance (Typical)	θ <sub>JA</sub> (°C/W)	θ <sub>JC</sub> (°C/W)
58 Ld HDA Package (Notes 11, 12)	5.3	1.1

Notes

<sup>12.</sup> For  $\theta_{\text{JC}},$  the "case temp" location is the center of the package underside.

Parameter	Minimum	Maximum	Unit
Maximum Junction Temperature (Plastic Package)		+125	°C
Storage Temperature Range	-55	+150	°C
Pb-Free Reflow Profile	See	Figure 29 on page 31	

# 2.3 Recommended Operating Conditions

Parameter	Minimum	Maximum	Unit
Input Supply Voltage Range, V <sub>IN</sub>	4.5	14	V
Input Supply Voltage Range for Controller, V <sub>DD</sub>	4.5	14	V
Output Voltage Range, V <sub>OUT</sub>	0.6	5	V

<sup>11.</sup>  $\theta_{JA}$  is measured in free air with the module mounted on an 8-layer evaluation board 4.7x4.8inch in size with 2oz Cu on all layers and multiple via interconnects as specified in the RTKA2108502H00000BU evaluation board user guide.

Parameter	Minimum	Maximum	Unit
Output Current Range, I <sub>OUT(DC)</sub> (Note 15)	0	50	Α
Operating Junction Temperature Range, T <sub>J</sub>	-40	+125	°C

# 2.4 Electrical Specifications

 $V_{IN}$  =  $V_{DD}$ = 12V,  $f_{SW}$  = 533kHz,  $T_A$  = -40°C to +85°C, unless otherwise noted. Typical values are at  $T_A$  = +25°C. **Boldface limits apply across the operating temperature range, -40°C to +85°C.** 

Parameter	Symbol	Test Conditions	Min ( <u>Note 13</u> )	Тур	Max ( <u>Note 13)</u>	Unit
Input And Supply Characteristics	<u> </u>	1				
Input Supply Current for Controller	I <sub>DD</sub>	V <sub>IN</sub> = V <sub>DD</sub> = 12V, V <sub>OUT</sub> = 0V, module not enabled		40	50	mA
6V Internal Reference Supply Voltage	V <sub>R6</sub>		5.5	6.1	6.6	V
5V Internal Reference Supply	V <sub>R5</sub>	I <sub>VR5</sub> <5mA	4.5	5.2	5.5	V
2.5V Internal Reference Supply	V <sub>25</sub>		2.25	2.5	2.75	V
Internal LDO Output Voltage	Vcc			5.3		V
Internal LDO Output Current	I <sub>VCC</sub>	V <sub>IN</sub> = V <sub>DD</sub> = 12V, V <sub>CC</sub> connected to VDRV, module enabled	50			mA
Input Supply Voltage for Controller Read Back Resolution	V <sub>DD_READ_RES</sub>			±20		mV
Input Supply Voltage for Controller Read Back Total Error (Note 16)	V <sub>DD_READ_ERR</sub>	PMBus Read		±2		%FS
Output Characteristics			<u>'</u>		•	
Output Voltage Adjustment Range	V <sub>OUT_RANGE</sub>	V <sub>IN</sub> > V <sub>OUT</sub> + 1.8V	0.54		5.5	V
Output Voltage Set-Point Range	V <sub>OUT_RES</sub>	Configured using PMBus		±0.025		%
Output Voltage Set-Point Accuracy (Note 14, 16)	V <sub>OUT_ACCY</sub>	Includes line, load, and temperature $(-20^{\circ}\text{C} \le T_{A} \le +85^{\circ}\text{C})$	-1.2		1.2	%FS
Output Voltage Read Back Resolution	V <sub>OUT_READ_RES</sub>			±0.15		%FS
Output Voltage Read Back Total Error (Note 16)	V <sub>OUT_READ_ERR</sub>	PMBus read	-2		2	%FS
Output Current Read Back Resolution	I <sub>OUT_READ_RES</sub>			0.2		Α
Output Current Range (Note 15)	I <sub>OUT_RANGE</sub>				50	Α
Output Current Read back Total Error	I <sub>OUT_READ_ERR</sub>	PMBus read at max load. V <sub>OUT</sub> = 1.5V		±3		Α
Soft-Start and Sequencing						
Delay Time From Enable to V <sub>OUT</sub> Rise	t <sub>ON_DELAY</sub>	Configured using pin-strap resistors or PMBus	2		300	ms
t <sub>ON_DELAY</sub> Accuracy	ton_delay_accy			±2		ms
Output Voltage Ramp-Up Time	t <sub>ON_RISE</sub>	Configured using pin-strap resistors or PMBus	0.5		120	ms
Output Voltage Ramp-Up Time Accuracy	ton_rise_accy			±250		μs

 $V_{IN}$  =  $V_{DD}$ = 12V,  $f_{SW}$  = 533kHz,  $T_A$  = -40°C to +85°C, unless otherwise noted. Typical values are at  $T_A$  = +25°C. **Boldface limits apply across the operating temperature range, -40°C to +85°C. (Continued)** 

Parameter	Symbol	Test Conditions	Min ( <u>Note 13</u> )	Тур	Max ( <u>Note 13)</u>	Unit
Delay Time From Disable to V <sub>OUT</sub> Fall	t <sub>OFF_DELAY</sub>	Configured using pin-strap resistors or PMBus	2		300	ms
t <sub>OFF_DELAY</sub> Accuracy	toff_delay_accy			±2		ms
Output Voltage Fall Time	t <sub>OFF_FALL</sub>	Configured using pin-strap resistors or PMBus	0.5		120	ms
Output Voltage Fall Time Accuracy	ton_fall_accy			±250		μs
Power-Good			•	•	'	
Power-Good Delay	V <sub>PG_DELAY</sub>			3		ms
Temperature Sense			•	•	'	
Temperature Sense Range	T <sub>SENSE_RANGE</sub>	Configurable using PMBus	-50		150	°C
Internal Temperature Sensor Accuracy	INT_TEMP <sub>ACCY</sub>	Tested at +100°C	-5		5	°C
Fault Protection	•					
V <sub>DD</sub> Undervoltage Threshold Range	V <sub>DD_UVLO_RANGE</sub>	Measured internally	4.18		16	V
V <sub>DD</sub> Undervoltage Threshold Accuracy ( <u>Note 16</u> )	V <sub>DD_UVLO_ACCY</sub>			±2		%FS
V <sub>DD</sub> Undervoltage Response Time	V <sub>DD_UVLO_DELAY</sub>			10		μs
V <sub>OUT</sub> Overvoltage Threshold	V <sub>OUT_OV_RANGE</sub>	Factory default		1.15V <sub>OUT</sub>		V
Range		Configured using PMBus	1.05V <sub>OUT</sub>		V <sub>OUT_MAX</sub>	V
V <sub>OUT</sub> Undervoltage Threshold	V <sub>OUT_UV_RANGE</sub>	Factory default		0.85V <sub>OUT</sub>		V
Range		Configured using PMBus	0		0.95V <sub>OUT</sub>	V
V <sub>OUT</sub> OV/UV Threshold Accuracy (Note 14)	V <sub>OUT_OV/UV_ACCY</sub>		-2		2	%
V <sub>OUT</sub> OV/UV Response Time	V <sub>OUT_OV/UV_DELAY</sub>			10		μs
Output Current Limit Set-Point Accuracy (Note 16)	I <sub>LIMIT_ACCY</sub>	Tested at I <sub>OUT</sub> OC_FAULT_LIMIT = 50A		±10		% FS
Output Current Fault Response Time (Note 17)	I <sub>LIMIT_DELAY</sub>	Factory default		3		t <sub>SW</sub>
Over-Temperature Protection	T <sub>JUNCTION</sub>	Factory default		115		°C
Threshold (Controller Junction Temperature)		Configured using PMBus	-40		125	°C
Thermal Protection Hysteresis	T <sub>JUNCTION_HYS</sub>			15		°C

 $V_{IN}$  =  $V_{DD}$ = 12V,  $f_{SW}$  = 533kHz,  $T_A$  = -40°C to +85°C, unless otherwise noted. Typical values are at  $T_A$  = +25°C. **Boldface limits apply across the operating temperature range, -40°C to +85°C. (Continued)** 

Parameter	Symbol	Test Conditions	Min ( <u>Note 13</u> )	Тур	Max ( <u>Note 13)</u>	Unit
Oscillator and Switching Characte	ristics				•	
Switching Frequency Range	f <sub>SW_RANGE</sub>		296		1067	kHz
Switching Frequency Set-Point Accuracy	f <sub>SW_ACCY</sub>		-5		5	%
Minimum Pulse Width Required from External SYNC Clock	EXT_SYNC <sub>PW</sub>	Measured at 50% amplitude	150			ns
Drift Tolerance for External SYNC Clock	EXT_SYNC <sub>DRIFT</sub>	External SYNC Clock equal to 500kHz is not supported	-10		10	%
Logic Input/Output Characteristics	5		<u>'</u>		<u>'</u>	
Bias Current at the Logic Input Pins	I <sub>LOGIC_BIAS</sub>	EN, CFG, PG, SA, SCL, SDA, SALRT, SYNC, UVLO, V <sub>MON</sub> , V <sub>SET_CRS</sub>	-100		100	nA
Logic Input Low Threshold Voltage	V <sub>LOGIC_IN_LOW</sub>	_			0.8	V
Logic Input High Threshold Voltage	V <sub>LOGIC_IN_HIGH</sub>		2.0			V
Logic Output Low Threshold Voltage	V <sub>LOGIC_OUT_LOW</sub>	2mA sinking			0.5	V
Logic Output High Threshold Voltage	V <sub>LOGIC_OUT_HIGH</sub>	2mA sourcing	2.25			V
PMBus Interface Timing Character	ristic				•	
PMBus Operating Frequency	f <sub>SMB</sub>		100		400	kHz

#### Notes:

<sup>13.</sup> Compliance to datasheet limits is assured by one or more methods: Production test, characterization and/or design. Controller is independently tested before module assembly.

<sup>14.</sup> V<sub>OUT</sub> measured at the termination of the VSENP and VSENN sense points.

<sup>15.</sup> The MAX load current is determined by the thermal "Derating Curves" on page 17.


<sup>16. &</sup>quot;FS" stands for full scale of recommended maximum operation range.

<sup>17. &</sup>quot; $t_{\text{SW}}$ " stands for time period of operation switching frequency.

# 3. Typical Performance Curves

## 3.1 Efficiency Performance


Operating condition:  $T_A = +25^{\circ}C$ , no air flow.  $C_{OUT} = 6x470\mu F$  POSCAP + 12X100 $\mu F$  Ceramic. Typical values used unless otherwise noted.



95 94 93 92 90 90 90 88 87 1.2Vout 1.8Vout 1.8Vout 1.8Vout 2.5Vout 1.8Vout 2.5Vout 1.8Vout 1.

Figure 5. Efficiency vs Output Current at V<sub>IN</sub> = 5V for Various Output Voltages

Figure 6. Efficiency vs Switching Frequency at  $V_{IN}$  = 5V,  $I_{OUT}$  = 50A for Various Output Voltages







Figure 7. Efficiency vs Output Current at V<sub>IN</sub> = 9V for Various Output Voltages

Figure 8. Efficiency vs Switching Frequency at  $V_{IN} = 9V$ ,  $I_{OUT} = 50A$  for Various Output Voltages






Figure 9. Efficiency vs Output Current at V<sub>IN</sub> = 12V for Various Output Voltages

Figure 10. Efficiency vs Switching Frequency at V<sub>IN</sub> = 12V, I<sub>OUT</sub> = 50A for Various Output Voltages

### 3.2 Transient Response Performance

Operating conditions:  $V_{IN}$  = 12V,  $f_{SW}$  = 533kHz,  $I_{OUT}$  = 0A/25A,  $I_{OUT}$  slew rate = 15A/ $\mu$ s,  $T_A$  = +25°C, no air flow. Typical values are used unless otherwise noted.




Figure 11.  $5V_{IN}$  to  $0.8V_{OUT}$  Transient Response,  $f_{SW} = 615$ kHz,  $C_{OUT} = 10$ x100µF Ceramic + 3x470µF POSCAP, ACSR Residual = 90, ASCR Gain = 450




Figure 12.  $5V_{IN}$  to 1.2 $V_{OUT}$  Transient Response,  $f_{SW}$  = 727kHz,  $C_{OUT}$  = 8x100 $\mu$ F Ceramic + 2x470 $\mu$ F POSCAP, ACSR Residual = 90, ASCR Gain = 320




Figure 13.  $12V_{IN}$  to  $1.5V_{OUT}$  Transient Response,  $f_{SW}$  = 471kHz,  $C_{OUT}$  = 6x100 $\mu$ F Ceramic + 2x470 $\mu$ F POSCAP, ACSR Residual = 90, ASCR Gain = 160




Figure 14.  $12V_{\text{IN}}$  to  $1.8V_{\text{OUT}}$  Transient Response,  $f_{\text{SW}} = 471 \text{kHz}$ ,  $C_{\text{OUT}} = 12 \text{x} 100 \mu \text{F}$  Ceramic +  $1 \text{x} 470 \mu \text{F}$  POSCAP, ACSR Residual = 100, ASCR Gain = 160




Figure 15.  $12V_{IN}$  to 2.5 $V_{OUT}$  Transient Response,  $f_{SW}$  = 533kHz,  $C_{OUT}$  = 9x100 $\mu$ F Ceramic + 1x470 $\mu$ F POSCAP, ACSR Residual = 100, ASCR Gain = 160




Figure 16.  $12V_{IN}$  to  $5V_{OUT}$  Transient Response,  $f_{SW} = 571kHz$ ,  $C_{OUT} = 9x100\mu F$  Ceramic +  $1x470\mu F$  POSCAP, ACSR Residual = 90, ASCR Gain = 120

## 3.3 Derating Curves

All of the following curves were plotted at  $T_J$  = +120°C.




Figure 17.  $12V_{IN}$  to  $1V_{OUT}$ ,  $f_{SW} = 364kHz$ 




Figure 18.  $5V_{IN}$  to  $1V_{OUT}$ ,  $f_{SW} = 364kHz$ 




Figure 19.  $12V_{IN}$  to  $1.5V_{OUT}$ ,  $f_{SW} = 471kHz$ 




Figure 20.  $5V_{IN}$  to 1.5 $V_{OUT}$ ,  $f_{SW} = 471kHz$ 




Figure 21.  $12V_{IN}$  to  $1.8V_{OUT}$ ,  $f_{SW} = 727kHz$ 




Figure 22.  $5V_{IN}$  to 1.8 $V_{OUT}$ ,  $f_{SW} = 727kHz$ 

All of the following curves were plotted at  $T_J$  = +120°C. (Continued)




Figure 23.  $12V_{IN}$  to  $2.5V_{OUT}$ ,  $f_{SW} = 533kHz$ 




Figure 24.  $5V_{IN}$  to 2.5 $V_{OUT}$ ,  $f_{SW} = 533$ kHz




Figure 25. 12 $V_{IN}$  to 3.3 $V_{OUT}$ ,  $f_{SW} = 533$ kHz




Figure 26.  $12V_{IN}$  to  $5V_{OUT}$ ,  $f_{SW} = 571kHz$ 

# 4. Functional Description

#### 4.1 SMBus Communications

The RAA210850 provides a SMBus digital interface that enables configuration of the module and monitors the input and output parameters. The RAA210850 can be used with any SMBus host device. The module is compatible with PMBus Power System Management Protocol Specification Parts I and II version 1.2. The RAA210850 accepts most standard PMBus commands. Renesas recommends tying the enable pin to SGND when PMBus commands are issued.

The SMBus device address is the only parameter that must be set by external pins.

## 4.2 Output Voltage Selection

The output voltage can be set to a voltage between 0.6V and 5V if the input voltage is higher than the desired output voltage by an amount sufficient to maintain regulation.

The VSET\_CRS (VOUT Coarse) and VSET\_FINE (VOUT Fine) pins set the output voltage. A resistor placed between the VSET\_CRS pin and SGND programs the VOUT\_CRS (VOUT Coarse) voltage according to the levels shown in <u>Table 5</u>. A standard 1% resistor is required.

Table 5. Output Voltage (Coarse) Resistor Settings

VOUT_CRS (V)	R <sub>SET</sub> (kΩ)	
0.600	10	
0.675	11	
0.700	12.1	
0.720	13.3	
0.750	14.7	
0.800	16.2	
0.850	17.8	
0.900	19.6	
0.930	21.5	
0.950	23.7	
0.980	26.1	
1.000	Connect to SGND	
1.030	28.7	
1.050	31.6	
1.100	34.8	
1.120	38.3	
1.150	42.2	
1.200	OPEN	
1.250	46.4	
1.300	51.1	
1.350	56.2	
1.400	61.9	
1.500	68.1	
1.650	75	
1.800	82.5	
1.850	90.9	

,			
VOUT_CRS (V)	R <sub>SET</sub> (kΩ)		
2.000	100		
2.400	110		
2.500	Connect to V25		
2.800	121		
3.000	133		
3.300	147		
3.600	162		
5.000	178		

Table 5. Output Voltage (Coarse) Resistor Settings

If higher resolution is desired, the VSET\_FINE pin can be used to fine-tune the output voltage settings according to the command set below:

$$Output \ voltage = \begin{cases} VOUT\_CRS + 5mV \bullet N, \ if \ 0.6V \leq VOUT\_CRS \leq 1.4V \\ VOUT\_CRS + 10mV \bullet N, \ if \ 1.5V \leq VOUT\_CRS \leq 1.85V \\ VOUT\_CRS + 50 \ mV \bullet N, \ if \ 2V \leq VOUT\_CRS \leq 3.3V \\ VOUT\_CRS + 100 \ mV \bullet N, \ if \ 3.6V \leq VOUT\_CRS < 5V \\ VOUT\_CRS, \ if \ VOUT\_CRS = 5V \end{cases}$$

Use the resistors values from <u>Table 6</u> to set the appropriate value of N for calculating the final output voltage.

Table 6. VSET\_FINE Resistor Settings

N	R <sub>SET</sub> (kΩ)
0	10, or OPEN
1	11
2	12.1
3	13.3
4	14.7
5	16.2
6	17.8
7	19.6
8	21.5
9	23.7, or connect to SGND
10	26.1
11	28.7
12	31.6
13	34.8
14	38.3
15	42.2
16	46.4
17	51.1
18	56.2
19	61.9
20	68.1, or connect to V25

The output voltage can be set to any value between 0.6V and 5V using the pin-strap settings provided in <u>Tables 5</u> and 6.

By default,  $V_{OUT\_MAX}$  is set 110% higher than  $V_{OUT}$  set by the pin-strap resistor, which can be changed to any value up to 5.5V with the PMBus command VOUT MAX.

### 4.3 Soft-Start/Stop Delay and Ramp Times

The RAA210850 follows an internal start-up procedure after power is applied to the VDD pin. The module requires approximately 60ms to 70ms to check for specific values stored in its internal memory and is programmed by pin-strap resistors. When this process is complete, the device is ready to accept commands from the PMBus interface and the module is ready to be enabled. If the module is synchronizing to an external clock source, the clock frequency must be stable before asserting the EN pin.

It may be necessary to set a delay from when an enable signal is received until the output voltage starts to ramp to its target value. In addition, the designer may wish to precisely set the time required for  $V_{OUT}$  to ramp to its target value after the delay period expires. These features can be used as part of an overall inrush current management strategy or to precisely control how fast a load IC is turned on. The RAA210850 has several options for precisely and independently controlling both the delay and ramp time periods. The soft-start delay period begins when the EN pin is asserted and ends when the delay time expires.

The soft-start delay and ramp up time can be programmed to custom values with the PMBus commands TON\_DELAY and TON\_RISE. When the delay time is set to 0ms, the device begins its ramp-up after the internal circuitry has initialized (approximately 2ms). When the soft-start ramp period is set to 0ms, the output ramps up as quickly as the output load capacitance and loop settings allow. In general, set the soft-start ramp to a value greater than 1ms to prevent inadvertent fault conditions due to excessive in-rush current.

Similar to the soft-start delay and ramp up time, the delay and ramp down time for soft-stop/off can be programmed with the PMBus commands TOFF\_DELAY and TOFF\_FALL. In addition, the module can be configured as "immediate off" with the command ON\_OFF\_CONFIG, so that the FETs are turned off immediately after the delay time expires.

The SS/UVLO pin can program the soft start/stop delay time and ramp time to some typical values as shown in <u>Table 7</u>. A standard 1% resistor is required.

Resistor (kΩ)	UVLO (V)	Delay Time (ms)	Ramp Time (ms)
10	4.5	5	2
11	4.5	5	2
12.1	4.5	5	2
13.3	4.5	5	2
14.7	4.5	5	2
16.2	4.5	5	2
17.8	4.5	5	2
19.6	4.5	5	2
21.5	4.5	10	2
23.7	4.5	5	5
26.1	4.5	10	5
28.7	4.5	20	5
31.6	4.5	5	10
34.8	4.5	10	10
38.3	4.5	20	10
42.2	10.8	5	2

Table 7. UVLO and Soft-Start/Stop Resistor Settings

Resistor (kΩ)	UVLO (V)	Delay Time (ms)	Ramp Time (ms)
46.4	10.8	10	2
51.1	10.8	5	5
56.2	10.8	10	5
61.9	10.8	20	5
68.1	10.8	5	10
75	10.8	10	10
82.5	10.8	20	10
Connect to SGND	4.5	5	2
OPEN	4.2	5	5
Connect to V25	4.5	10	10

Table 7. UVLO and Soft-Start/Stop Resistor Settings (Continued)

#### 4.4 Input Undervoltage Lockout (UVLO)

The input undervoltage lockout (UVLO) prevents the RAA210850 from operating when the input falls below a preset threshold, indicating the input supply is out of its specified range. The UVLO threshold ( $V_{UVLO}$ ) can be set between 4.18V and 16V by using the PMBus command VIN\_UV\_FAULT\_LIMIT. Use the pin-strap method (SS/UVLO pin) shown in Table 7 to set the  $V_{UVLO}$  to three typical values. A standard 1% resistor is required.

The module shuts down immediately when it falls below the UVLO threshold. The fault must be cleared before the module can restart.

#### 4.5 Power-Good

The RAA210850 provides a Power-Good (PG) signal that indicates the output voltage is within a specified tolerance of its target level and no fault condition exists. By default, the PG pin asserts if the output is within 10% of the target voltage. This limit can be changed using the PMBus command POWER\_GOOD\_ON.

A PG delay period is defined as the time from when all conditions within the RAA210850 for asserting PG are met to when the PG pin is actually asserted. This feature is commonly used instead of using an external reset controller to control external digital logic. A fixed PG delay of 3ms is programmed for the RAA210850.

### 4.6 Switching Frequency and PLL

The device's switching frequency is configurable between 296kHz to 1067kHz using the pin-strap method shown in <u>Table 8</u>, or by using the PMBus command FREQUENCY\_SWITCH.

table of containing troquerey received cominge				
f <sub>SW</sub> (kHz)	R <sub>SET</sub> (kΩ)			
296	14.7, or connect to SGND			
300	16.2			
320	17.8			
364	19.6			
400	21.5			
421	23.7, or OPEN			
471	26.1			
533	28.7			
571	31.6			
615	34.8, or connect to V25			

**Table 8. Switching Frequency Resistor Settings** 

f <sub>SW</sub> (kHz)	R <sub>SET</sub> (kΩ)
727	38.3
800	42.2
842	46.4
889	51.1
1067	56.2

**Table 8. Switching Frequency Resistor Settings (Continued)** 

The RAA210850 incorporates an internal Phase-Locked Loop (PLL) to clock the internal circuitry. The PLL can also be driven by an external clock source connected to the SYNC pin. Set this configuration by connecting a resistor to the CFG pin. If the clock source is internal, the internal frequency is set according to the SYNC pin resistor settings shown in Table 8. If clock source is external, the internal frequency is set according to the resistor connected to the CFG pin as shown in Table 9. The external clock frequency should be within  $\pm 10\%$  of the listed options.

Internal FREQUENCY SWITCH (kHz) **Clock Source**  $R_{SET}(k\Omega)$ Internal Determined by SYNC resistor 10, or OPEN External 296 11 External 340 12.1 External 390 13.3 External 444 14.7 External 516 16.2, or connect to SGND External 593 17.8 External 696 19.6 21.5 External 800 External 941 23.7 External 1067 26.1, or connect to V25

**Table 9. External Frequency Sync Settings** 

The incoming clock signal must be stable when the enable pin is asserted. The external clock signal must not vary more than 10% from its initial value and should have a minimum pulse width of 150ns. A standard 1% resistor is required.

#### 4.7 Loop Compensation

The module loop response is programmable using the pin-strap method or by using the PMBus command ASCR\_CONFIG according to <u>Table 10</u>. A standard 1% resistor is required. The RAA210850 uses the ChargeMode control algorithm that responds to output current changes within a single PWM switching cycle, achieving a smaller total output voltage variation with less output capacitance than traditional PWM controllers.

**ASCR Residual ASCR Gain**  $R_{SET}\left( k\Omega\right)$ 10 90 100 11 12.1 110 90 120 90 Connect to SGND 160 90 13.3

Table 10. ASCR Resistor Settings

Table 10. ASCR Resistor Settings (Continued)

ASCR Gain	ASCR Residual	R <sub>SET</sub> (kΩ)
200	90	OPEN
220	90	14.7
230	90	16.2
250	90	17.8
280	90	19.6
320	90	21.5
360	90	23.7
400	90	26.1
450	90	28.7
500	90	31.6
550	90	34.8
600	90	38.3
700	90	42.2
800	90	46.4
80	100	51.1
120	100	56.2
160	100	61.9
200	100	68.1
240	100	75
280	100	82.5
320	100	90.9
360	100	100
400	100	110
450	100	121
500	100	Connect to V25
550	100	133
600	100	147
700	100	162
800	100	178

## 4.8 SMBus Module Address Selection

Each module must have its own unique serial address to distinguish between other devices on the bus. The module address is set by connecting a resistor between the SA pin and SGND. <u>Table 11</u> lists the available module addresses. A standard 1% resistor is required.

**Table 11. SMBus Address Resistor Selection** 

R <sub>SA</sub> (kΩ)	SMBus Address
10	19h
11	1Ah
12.1	1Bh
13.3	1Ch

Table 11. SMBus Address Resistor Selection (Continued)

R <sub>SA</sub> (kΩ)	SMBus Address
14.7	1Dh
16.2	1Eh
17.8	1Fh
19.6	20h
21.5	21h
23.7	22h
26.1	23h
28.7	24h
31.6	25h
34.8, or connect to SGND	26h
38.3	27h
42.2, or Open	28h
46.4	29h
51.1	2Ah
56.2	2Bh
61.9	2Ch
68.1	2Dh
75	2Eh
82.5	2Fh
90.9	30h
100	31h
110	32h
121	33h
133	34h
147	35h
162	36h
178	37h

## 4.9 Output Overvoltage Protection

The RAA210850 has an internal output overvoltage protection circuit that can protect sensitive load circuitry from being subjected to a voltage higher than its prescribed limits. A hardware comparator compares the actual output voltage (seen at the VSENP and VSENN pins) to a threshold set to 15% higher than the target output voltage. The fault threshold can be programmed to a desired level with the PMBus command VOUT\_OV\_FAULT\_LIMIT. If the VSENP - VSENN voltage exceeds this threshold, the module initiates an immediate shutdown without retry.


Internal to the module, two  $100\Omega$  resistors are populated from  $V_{OUT}$  to VSENP and SGND to VSENN to protect from overvoltage conditions in case of open at voltage sensing pins and differential remote sense traces due to assembly error. If the differential remote sense traces have low resistance,  $V_{OUT}$  regulation accuracy is not sacrificed.

### 4.10 Output Prebias Protection

An output prebias condition exists when an externally applied voltage is present on a power supply's output before the power supply's control IC is enabled. Certain applications require that the converter not be allowed to sink current during start-up if a prebias condition exists at the output. The RAA210850 provides prebias protection by sampling the output voltage before initiating an output ramp.

If a prebias voltage lower than the target voltage exists after the preconfigured delay period has expired, the target voltage is set to match the existing prebias voltage and both drivers are enabled. The output voltage is then ramped to the final regulation value at the preconfigured ramp rate.

The actual time the output takes to ramp from the prebias voltage to the target voltage varies depending on the prebias voltage; however, the total time elapsed from when the delay period expires to when the output reaches its target value matches the preconfigured ramp time (see <u>Figure 27</u>).






Figure 27. Output Responses to Prebias Voltages

If a prebias voltage is higher than the target voltage after the preconfigured delay period has expired, the target voltage is set to match the existing prebias voltage and both drivers are enabled with a PWM duty cycle that ideally creates the prebias voltage.

When the preconfigured soft-start ramp period expires, the PG pin is asserted (assuming the prebias voltage is not higher than the overvoltage limit). The PWM then adjusts its duty cycle to match the original target voltage and the output ramps down to the preconfigured output voltage.

If a prebias voltage is higher than the overvoltage limit, the device does not initiate a turn-on sequence and declares an overvoltage fault condition.

#### 4.11 Output Overcurrent Protection

The RAA210850 can protect the power supply from damage if the output is shorted to ground or if an overload condition is imposed on the output. Average output overcurrent fault threshold can be programmed with the PMBus command IOUT\_OC\_FAULT\_LIMIT. The module automatically programs the peak inductor current fault threshold by calculating the inductor ripple current from the input voltage, switching frequency, and the VOUT\_COMMAND.

The response from an overcurrent fault is an immediate shutdown with 70ms retry.

#### 4.12 Thermal Overload Protection

The RAA210850 includes a thermal sensor that continuously measures the internal temperature of the module and shuts down the controller when the temperature exceeds the preset limit. The default temperature limit is set to +115°C in the factory, but can be changed with PMBus command OT FAULT LIMIT.

The response from an over-temperature fault is an immediate shutdown without retry.

## 4.13 Phase Spreading

When multiple point-of-load converters share a common DC input supply, adjust the clock phase offset of each device so that not all devices start to switch simultaneously. Setting each converter to start its switching cycle at a different point in time can dramatically reduce input capacitance requirements and efficiency losses. Because the peak current drawn from the input supply is effectively spread out over a period of time, the peak current drawn at any given moment is reduced and the power losses proportional to the  $I_{RMS}^2$  are reduced dramatically.

To enable phase spreading, all converters must be synchronized to the same switching clock.

The phase offset between devices will be determined from the lower 4 bits of the SMBus address of each interleaved device. The phase offset of each device can be set to any value between 0° and 360° in 22.5° increments. The internal two phase of the module always maintain a phase difference of 180°.

This functionality can also be accessed using the PMBus command INTERLEAVE.

SMBus Address	SMBus Address in Binary	Low 4-Bits	INTERLEAVE	Phase Shift in °	Rail ID
19h	00011001	1001	9	202.5	25
1Ah	00011010	1010	10	225	26
1Bh	00011011	1011	11	247.5	27
1Ch	00011100	1100	12	270	28
1Dh	00011101	1101	13	292.5	29
1Eh	00011110	1110	14	315	30
1Fh	00011111	1111	15	337.5	31
20h	00100000	0000	0	0	0
21h	00100001	0001	1	22.5	1
22h	00100010	0010	2	45	2
23h	00100011	0011	3	67.5	3
24h	00100100	0100	4	90	4
25h	00100101	0101	5	112.5	5
26h	00100110	0110	6	135	6
27h	00100111	0111	7	157.5	7
28h	00101000	1000	8	180	8
29h	00101001	1001	9	202.5	9

Table 12. Interleave

SMBus Address in Rail ID INTERLEAVE Phase Shift in ° **SMBus Address Binary** Low 4-Bits 00101010 1010 225 10 2Ah 10 00101011 1011 247.5 2Bh 11 11 2Ch 00101100 1100 12 270 12 00101101 292.5 2Dh 1101 13 13 2Eh 00101110 1110 14 315 14 2Fh 00101111 1111 15 337.5 15 00110000 0 30h 0000 0 16 00110001 31h 0001 22.5 17 1 32h 00110010 0010 2 45 18 3 19 33h 00110011 0011 67.5 00110100 0100 4 20 34h 90 35h 00110101 0101 5 112.5 21 00110110 36h 0110 6 135 22 37h 00110111 0111 7 157.5 23

Table 12. Interleave (Continued)

#### 4.14 Monitoring with SMBus

The RAA210850 can monitor a wide variety of system parameters with the following PMBus commands:

- READ\_VIN
- READ VOUT
- READ IOUT
- READ\_INTERNAL\_TEMP
- READ DUTY CYCLE
- READ FREQUENCY
- READ VMON

## 4.15 Snapshot Parameter Capture

The RAA210850's snapshot feature captures parametric data and some fault status following a fault. A detailed description is provided in the "SNAPSHOT (EAh)" and "SNAPSHOT CONTROL (F3h)" sections of "PMBus Commands Description" on page 35.

RAA210850 5. Layout Guidelines

# 5. Layout Guidelines

To achieve stable operation, low losses, and good thermal performance, proper layout (Figure 28) is important.

• Establish separate SGND plane and PGND planes, then connect SGND to the PGND plane on the middle layer and underneath PAD6 with a single point connection. For SGND and PGND pin connections, such as small pins H16, J16, M5, and M17..., use multiple vias for each pin to connect to the inner SGND or PGND layer.

- Place enough ceramic capacitors between VIN and PGND, VOUT and PGND, and bypass capacitors between VDD, VDRV, and the ground plane, as close to the module as possible to minimize high frequency noise. It is critical to place the output ceramic capacitors as close to the center of the two VOUT pads as possible, to create a low impedance path for the high frequency inductor ripple current.
- Use large copper areas for power path (VIN, PGND, VOUT) to minimize conduction loss and thermal stress. Also, use multiple vias to connect the power planes in different layers. Renesas recommends enlarging PAD11 and PAD15 and placing more vias on these pads. The ceramic caps CIN can be put on the bottom layer under these two pads.
- Connect remote sensed traces to the regulation points to achieve a tight output voltage regulation and keep them in parallel. Route a trace from VSENN and VSENP to the point of load where the tight output voltage is desired. Avoid routing any sensitive signal traces, such as the VSENN, VSENP sensing point near the SW pins.
- The SW1 and SW2 pads are noisy pads, but they are beneficial for thermal dissipation. If the noise issue is critical for the application, Renesas recommends using the top layer only for SW pads. For better thermal performance, use multiple vias on these pads to connect into SW inner and bottom layer. However, be very careful when placing limited SW planes in any layer. The SW planes should avoid the sensing signals and should be surrounded by the PGND layer to avoid noise coupling.
- For pins SWD1 (L3) and SWD2 (P10), it is recommended to connect to the related SW1 and SW2 pads with short loop wires. The wire width should be greater than 20 mils.




Figure 28. Recommended Layout

RAA210850 5. Layout Guidelines

#### 5.1 Thermal Considerations

Experimental power loss curves along with  $\theta_{JA}$  from thermal modeling analysis can be used to evaluate the thermal consideration for the module. The derating curves are derived from the maximum power allowed while maintaining the temperature below the maximum junction temperature of +125°C. In actual applications, other heat sources and design margins should be considered.

#### 5.2 Package Description

The RAA210850 uses the High Density Array No-lead package (HDA). This package offers good thermal and electrical conductivity, low weight, and small size. The HDA package is applicable for surface mounting technology and is being more readily used in the industry. The RAA210850 contains several types of devices, including resistors, capacitors, inductors, and control ICs. The RAA210850 is a copper lead-frame based package with exposed copper thermal pads, which have good electrical and thermal conductivity. The copper lead frame and multi component assembly is overmolded with polymer mold compound to protect these devices.

The package outline and typical PCB layout pattern design and typical stencil pattern design are shown in the "Package Outline Drawing" starting on page 51. The module has a small size of 18mmx23mmx7.5mm.

#### 5.3 PCB Layout Pattern Design

The bottom of the RAA210850 is a lead-frame footprint, which is attached to the PCB by a surface mounting process. The PCB layout pattern is shown on <u>pages 55</u> to <u>57</u>. The PCB layout pattern is an array of solder mask defined PCB lands which align with the perimeters of the HDA exposed pads and I/O termination dimensions. The thermal lands on the PCB layout also feature an array of solder mask defined lands and should match 1:1 with the package exposed die pad perimeters. The exposed solder mask defined PCB land area should be 50-80% of the available module I/O area.

#### 5.4 Thermal Vias

A grid of 1.0mm to 1.2mm pitch thermal vias, which drops down and connects to buried copper plane(s), should be placed under the thermal land. The vias should be about 0.3mm to 0.33mm in diameter with the barrel plated to about 1.0 ounce copper. Although adding more vias (by decreasing via pitch) improves the thermal performance, diminishing returns are seen as the number of vias increases. Use as many vias as practical for the thermal land size and your board design rules allow.

## 5.5 Stencil Pattern Design

Reflowed solder joints on the perimeter I/O lands should have about a 50µm to 75µm (2mil to 3mil) standoff height. The solder paste stencil design is the first step in developing optimized, reliable solder joints. The stencil aperture size to solder mask defined PCB land size ratio should typically be 1:1. The aperture width can be reduced slightly to help prevent solder bridging between adjacent I/O lands. A typical solder stencil pattern is shown in the "Package Outline Drawing" starting on page 51. The gap width between pad to pad is 0.6mm. Consider the symmetry of the whole stencil pattern when designing its pads. A laser cut, stainless steel stencil with electropolished trapezoidal walls is recommended. Electropolishing "smooths" the aperture walls, resulting in reduced surface friction and better paste release which reduces voids. Using a Trapezoidal Section Aperture (TSA) also promotes paste release and forms a brick-like paste deposit that assists in firm component placement. A 0.1mm to 0.15mm stencil thickness is recommended for this large pitch HDA.

#### 5.6 Reflow Parameters

Due to the HDA's low mount height, "No Clean" Type 3 solder paste per ANSI/J-STD-005 is recommended. Nitrogen purge is recommended during reflow. A system board reflow profile depends on the thermal mass of the entire populated board, so it is not practical to define a specific soldering profile just for the HDA. The profile in Figure 29 is a guideline to be customized for varying manufacturing practices and applications.



RAA210850 5. Layout Guidelines




Figure 29. Typical Reflow Profile

# **6. PMBus Command Summary**


Command Code	Command Name	Description	Туре	Data Format	Default Value	Default Setting	Page
01h	OPERATION	Sets the Enable and Disable settings.	R/W Byte	Bit			<u>35</u>
02h	ON_OFF_CONFIG	Configures the EN pin and PMBus commands to turn the unit ON/OFF	R/W Byte	Bit	16h	Hardware Enable, Soft Off	<u>35</u>
03h	CLEAR_FAULTS	Clears fault indications.	Send Byte				<u>35</u>
21h	VOUT_COMMAND	Sets the nominal value of the output voltage.	R/W Word	L16u		V <sub>OUT</sub> Pin-Strap (set based on VSET_CRS and VSET_FINE)	<u>36</u>
24h	VOUT_MAX	Sets the maximum possible value of V <sub>OUT</sub> . 110% of pin-strap V <sub>OUT</sub> .	R/W Word	L16u		1.1 x V <sub>OUT</sub> Pin-Strap	<u>36</u>
33h	FREQUENCY_SWITCH	Sets the switching frequency.	R/W Word	L11		Pin-Strap	<u>36</u>
37h	INTERLEAVE	Configures a phase offset between devices sharing a SYNC clock.	R/W Word	Bit	Pin-Strap (set based on SMBus address)		<u>37</u>
40h	VOUT_OV_FAULT_LIMIT	Sets the V <sub>OUT</sub> overvoltage fault threshold.	R/W Word	L16u		1.15 x V <sub>OUT</sub> Pin-Strap	<u>37</u>
44h	VOUT_UV_FAULT_LIMIT	Sets the V <sub>OUT</sub> undervoltage fault threshold.	R/W Word	L16u		0.85 x V <sub>OUT</sub> Pin-Strap	<u>37</u>
46h	IOUT_OC_FAULT_LIMIT	Sets the I <sub>OUT</sub> average overcurrent fault threshold.	R/W Word	L11	E3C0h	60A	<u>37</u>
4Bh	IOUT_UC_FAULT_LIMIT	Sets the I <sub>OUT</sub> average undercurrent fault threshold.	R/W Word	L11	E440h	-60A	<u>38</u>
4Fh	OT_FAULT_LIMIT	Sets the over-temperature fault threshold.	R/W Word	L11	EB98h	+115°C	<u>38</u>
53h	UT_FAULT_LIMIT	Sets the under-temperature fault threshold.	R/W Word	L11	E530h	-45°C	<u>38</u>
55h	VIN_OV_FAULT_LIMIT	Sets the V <sub>IN</sub> overvoltage fault threshold.	R/W Word	L11	D3A0h	14.5V	<u>38</u>
59h	VIN_UV_FAULT_LIMIT	Sets the V <sub>IN</sub> undervoltage fault threshold.	R/W Word	L11		Pin-Strap	<u>39</u>
5Eh	POWER_GOOD_ON	Sets the voltage threshold for Power-Good indication.	R/W Word	L16u		0.9 x V <sub>OUT</sub> Pin-Strap	<u>39</u>
60h	TON_DELAY	Sets the delay time from ENABLE to start of V <sub>OUT</sub> rise.	R/W Word	L11		Pin-Strap	<u>39</u>
61h	TON_RISE	Sets the rise time of V <sub>OUT</sub> after ENABLE and TON_DELAY.	R/W Word	L11		Pin-Strap	<u>39</u>
64h	TOFF_DELAY	Sets the delay time from DISABLE to start of V <sub>OUT</sub> fall.	R/W Word	L11		Pin-Strap	<u>40</u>
65h	TOFF_FALL	Sets the fall time for V <sub>OUT</sub> after DISABLE and TOFF_DELAY.	R/W Word	L11		Pin-Strap	<u>40</u>

Command Code	Command Name	Description	Туре	Data Format	Default Value	Default Setting	Page
78h	STATUS_BYTE	Returns an abbreviated status for fast reads.	Read Byte	Bit	00h	No Faults	<u>40</u>
79h	STATUS_WORD	Returns information with a summary of the unit's fault condition.	Read Word	Bit	0000h	No Faults	41
7Ah	STATUS_VOUT	Returns the V <sub>OUT</sub> specific status.	Read Byte	Bit	00h	No Faults	<u>42</u>
7Bh	STATUS_IOUT	Returns the I <sub>OUT</sub> specific status.	Read Byte	Bit	00h	No Faults	<u>42</u>
7Ch	STATUS_INPUT	Returns specific status specific to the input.	Read Byte	Bit	00h	No Faults	<u>43</u>
7Dh	STATUS_TEMPERATURE	Returns the temperature specific status.	Read Byte	Bit	00h	No Faults	<u>43</u>
7Eh	STATUS_CML	Returns the Communication, Logic, and Memory specific status.	Read Byte	Bit	00h	No Faults	44
80h	STATUS_MFR_SPECIFIC	Returns the VMON and External Sync clock specific status.	Read Byte	Bit	00h	No Faults	44
88h	READ_VIN	Returns the input voltage reading.	Read Word	L11			44
8Bh	READ_VOUT	Returns the output voltage reading.	Read Word	L16u			<u>45</u>
8Ch	READ_IOUT	Returns the output current reading.	Read Word	L11			<u>45</u>
8Dh	READ_INTERNAL_TEMP	Returns the temperature reading internal to the device.	Read Word	L11			<u>45</u>
94h	READ_DUTY_CYCLE	Returns the duty cycle reading during the ENABLE state.	Read Word	L11			<u>45</u>
95h	READ_FREQUENCY	Returns the measured operating switch frequency.	Read Word	L11			<u>45</u>
96h	READ_IOUT_0	Returns phase 1 current reading.	Read Word	L11			<u>45</u>
97h	READ_IOUT_1	Returns phase 2 current reading.	Read Word	L11			<u>46</u>
DFh	ASCR_CONFIG	Configures ASCR control loop.	R/W Block	CUS		Pin-Strap	<u>46</u>
E4h	DEVICE_ID	Returns the 16-byte (character) device identifier string.	Read Block	ASC		Reads Device Version	<u>46</u>
E5h	MFR_IOUT_OC_FAULT_ RESPONSE	Configures the I <sub>OUT</sub> overcurrent fault response.	R/W Byte	Bit	B9h	Disable and 70ms Continuous Retry	47
E6h	MFR_IOUT_UC_FAULT_ RESPONSE	Configures the I <sub>OUT</sub> undercurrent fault response.	R/W Byte	Bit	B9h	Disable and 70ms Continuous Retry	47

Command Code	Command Name	Description	Туре	Data Format	Default Value	Default Setting	Page
EAh	SNAPSHOT	Returns 32-byte read-back of parametric and status values.	Read Block	Bit			<u>48</u>
F3h	SNAPSHOT_CONTROL	Snapshot feature control command.	R/W Byte	Bit			<u>48</u>
F5h	MFR_VMON_OV_FAULT_ LIMIT	Returns the VMON overvoltage threshold.	Read Word	L11	CB00h	6V	<u>49</u>
F6h	MFR_VMON_UV_FAULT_ LIMIT	Returns the VMON undervoltage threshold.	Read Word	L11	CA00h	4V	<u>49</u>
F7h	MFR_READ_VMON	Returns the VMON voltage reading.	Read Word	L11			<u>49</u>

#### 6.1 **PMBus Data Formats**

• Linear-11 (L11) - The L11 data format uses 5-bit two's complement exponent (N) and 11-bit two's complement mantissa (Y) to represent real world decimal value (X). The relation between real world decimal value (X), N and Y is:  $X = Y \cdot 2^N$ .



- Linear-16 Unsigned (L16u) The L16u data format uses a fixed exponent (hard-coded to N = -13h) and a 16-bit unsigned integer mantissa (Y) to represent the real world decimal value (X). The relation between the real world decimal value (X), N and Y is:  $X = Y \cdot 2^{-13}$ .
- Linear-16 Signed (L16s) The L16s data format uses a fixed exponent (hard-coded to N = -13h) and a 16-bit two's complement mantissa (Y) to represent the real world decimal value (X). The relation between the real world decimal value (X), N and Y is:  $X = Y \cdot 2^{-13}$ .
- Bit Field (BIT) An explanation of the Bit Field is provided in "PMBus Commands Description" on page 35.
- Custom (CUS) An explanation of the Custom data format is provided in "PMBus Commands Description" on page 35. A combination of Bit Field and integer are common type of Custom data format.
- ASCII (ASC) A variable length string of text characters that uses the ASCII data format.

#### 6.2 PMBus Use Guidelines

The PMBus is a powerful tool that allows the user to optimize circuit performance by configuring devices for their application. When configuring a device in a circuit, the device should be disabled whenever most settings are changed with PMBus commands. Some exceptions to this recommendation are OPERATION, ON OFF CONFIG, CLEAR FAULTS, VOUT COMMAND, and ASCR CONFIG. While the device is enabled any command can be read. Many commands do not take effect until after the device has been re-enabled, hence the recommendation that commands that change device settings are written while the device is disabled.

In addition, there should be a 2ms delay between repeated READ commands sent to the same device. When sending any other command, a 5ms delay is recommended between repeated commands sent to the same device. Commands not listed in the PMBus command summary are not allowed for customer use, and are reserved for factory use only. Issuing reserved commands may result in unexpected operation.

# 7. PMBus Commands Description

**OPERATION (01h)** 

**Definition:** Sets the Enable and Disable settings.

**Data Length in Bytes**: 1

Data Format: BIT

Type: R/W
Default Value:
Units: N/A

Settings	Actions
00h	Immediate off
40h	Soft off
80h	On

#### ON\_OFF\_CONFIG (02h)

**Definition:** Configures the interpretation and coordination of the OPERATION command and the ENABLE pin (EN).

**Data Length in Bytes**: 1

Data Format: BIT

Type: R/W

Default Value: 16h (Device starts from ENABLE pin with soft off)

Units: N/A

Settings	Actions
16h	Device starts from ENABLE pin with soft off.
17h	Device starts from ENABLE pin with immediate off.
1Ah	Device starts from OPERATION command with soft off.
1Bh	Device starts from OPERATION command with immediate off.

#### CLEAR FAULTS (03h)

**Definition**: Clears all fault bits in all registers and releases the SALRT pin (if asserted) simultaneously. If a fault condition still exists, the bit reasserts immediately. This command does not restart a device if it has shut down, it will clears the faults.

Data Length in Bytes: 0 Byte

Data Format: N/A
Type: Write only
Default Value: N/A

Units: N/A
Reference: N/A

#### **VOUT COMMAND (21h)**

**Definition:** Sets or reports the target output voltage. This command cannot set a value higher than either VOUT\_MAX or 110% of the pin-strap  $V_{OUT}$  setting.

Data Length in Bytes: 2 Data Format: L16u

Type: R/W

**Default Value:** Pin-strap setting (set based on VSET\_CRS and VSET\_FINE)

**Units:** Volts

Range: 0V to VOUT MAX

#### VOUT\_MAX (24h)

**Definition:** Sets an upper limit on the output voltage the unit can command regardless of any other commands or combinations. The intent of this command is to provide a safeguard against a user accidentally setting the output voltage to a possibly destructive level rather than to be the primary output overprotection. The default value can be changed using PMBus.

Data Length in Bytes: 2 Data Format: L16u

Type: R/W

**Default Value:** 1.10 x V<sub>OUT</sub> pin-strap setting

**Units:** Volts

Range: 0V to 5.5V

#### FREQUENCY\_SWITCH (33h)

**Definition:** Sets the switching frequency of the device. The initial default value is defined by a pin-strap and this value can be overridden by writing this command using PMBus. The output must be disabled when writing this command.

**Data Length in Bytes: 2** 

Data Format: L11

Type: R/W

**Default Value:** Pin-strap setting

Units: kHz

Range: 296kHz to 1067kHz

## **INTERLEAVE (37h)**

**Definition:** Configures the phase offset of a device that is sharing a common SYNC clock with other devices. The phase offset of each device can be set to any value between 0° and 360° in 22.5° increments. The internal two phases of the module always maintain a phase difference of 180°.

**Data Length in Bytes: 2** 

Type: R/W

Data Format: BIT

**Default Value:** Pin-strap (set based on SMBus address)

Units: N/A

Bits	Purpose	Value	Description
15:8	Reserved	0	These bits are reserved.
7:4	Group Number	0 to 15	Sets the group number. A value of 0 is interpreted as 16.
3:0	Position in Group	0 to 15	Sets position of the device's rail within the group.

#### **VOUT OV FAULT LIMIT (40h)**

**Definition:** Sets the V<sub>OUT</sub> overvoltage fault threshold.

Data Length in Bytes: 2

Data Format: L16u

Type: R/W

**Default Value:** 1.15 x V<sub>OUT</sub> pin-strap setting

Units: V

Range: 0V to VOUT\_MAX

#### VOUT\_UV\_FAULT\_LIMIT (44h)

**Definition:** Sets the V<sub>OUT</sub> undervoltage fault threshold. This fault is masked during ramp or when disabled.

Data Length in Bytes: 2

Data Format: L16u

Type: R/W

**Default Value:** 0.85xV<sub>OUT</sub> pin-strap setting

Units: V

Range: 0V to VOUT MAX

#### **IOUT OC FAULT LIMIT (46h)**

**Definition:** Sets the I<sub>OUT</sub> average overcurrent fault threshold. The device automatically calculates the peak inductor overcurrent fault limit for each phase based on the equation:

 $I_{OUT(PEAK\ OC\ LIMIT)} = (0.5 * IOUT\_OC\_FAULT\_LIMIT + 0.5 * I_{RIPPLE(P-P)}) * 120\%$ . A hard bound of 42A is applied to the peak overcurrent fault limit per phase.

**Data Length in Bytes: 2** 

Data Format: L11

Type: R/W

Default Value: E3C0h (60A)

Units: A

Range: -100A to 100A



#### **IOUT UC FAULT LIMIT (4Bh)**

**Definition:** Sets the  $I_{OUT}$  average undercurrent fault threshold. The device automatically calculates the valley inductor undercurrent fault limit for each phase based on the equation:  $I_{OUT(VALLEY\ UC\ LIMIT)} = (0.5*IOUT_UC_FAULT_LIMIT - 0.5*I_{RIPPLE(P-P)})*120%$ . A hard bound of -42A is applied to the valley undercurrent fault limit per phase.

**Data Length in Bytes: 2** 

Data Format: L11

Type: R/W

**Default Value: -60A** 

Units: A

**Range:** -100A to 100A

## OT FAULT LIMIT (4Fh)

**Definition:** Sets the temperature at which the device should indicate an over-temperature fault. Note that the temperature must drop below the fault limit to clear this fault.

**Data Length in Bytes: 2** 

Data Format: L11

Type: R/W

**Default Value:** EB98h (+115°C)

Units: Celsius

Range: 0°C to +150°C

#### UT FAULT LIMIT (53h)

**Definition:** Sets the temperature, in degrees Celsius, of the unit where it should indicate an under-temperature fault.

**Data Length in Bytes: 2** 

Data Format: L11

Type: R/W

Default Value: E530h (-45°C)

**Units:** Celsius

Range: -55°C to +25°C

VIN\_OV\_FAULT\_LIMIT (55h)

**Definition:** Sets the V<sub>IN</sub> overvoltage fault threshold.

Data Length in Bytes: 2

Data Format: L11

Type: R/W

Default Value: D3A0h (14.5V)

Units: V

Range: 0V to 16V



#### VIN UV FAULT LIMIT (59h)

**Definition:** Sets the V<sub>IN</sub> undervoltage fault threshold.

Data Length in Bytes: 2

Data Format: L11

Type: R/W

Default Value: Pin-strap setting

Units: V

Range: 0V to 12V

#### POWER GOOD ON (5Eh)

**Definition:** Sets the voltage threshold for Power-good indication. Power-good asserts after the output voltage exceeds POWER\_GOOD\_ON. Renesas recommends setting POWER\_GOOD\_ON higher than VOUT\_UV\_FAULT\_LIMIT.

**Data Length in Bytes: 2** 

Data Format: L16u

Type: R/W

**Default Value:** 0.9 x V<sub>OUT</sub> pin-strap setting

Units: V

TON DELAY (60h)

**Definition:** Sets the delay time from when the device is enabled to the start of V<sub>OUT</sub> rise.

**Data Length in Bytes: 2** 

Data Format: L11

Type: R/W

**Default Value:** Pin-strap setting

Units: ms

Range: 2 to 300ms
TON RISE (61h)

**Definition:** Sets the rise time of  $V_{OUT}$  after ENABLE and TON\_DELAY.

**Data Length in Bytes: 2** 

Data Format: L11

Type: R/W

Default Value: Pin-strap setting

Units: ms

Range: 0 to 120ms



TOFF DELAY (64h)

Definition: Sets the delay time from DISABLE to the start of  $V_{\mbox{\scriptsize OUT}}$  fall.

**Data Length in Bytes: 2** 

Data Format: L11

Type: R/W

Default Value: Pin-strap setting

Units: ms

Range: 2 to 300ms
TOFF FALL (65h)

**Definition:** Sets the soft-off fall time for V<sub>OUT</sub> after DISABLE and TOFF\_DELAY.

**Data Length in Bytes: 2** 

Data Format: L11

Type: R/W

Default Value: Pin-strap setting

Units: ms

Range: 0 to 120ms

STATUS\_BYTE (78h)

**Definition:** Returns one byte of information with a summary of the most critical faults.

**Data Length in Bytes:** 1

Data Format: BIT
Type: Read-only
Default Value: 00h

Bit Number	Status Bit Name	Meaning	
7	BUSY	A fault was declared because the device was busy and unable to respond.	
6	OFF	This bit is asserted if the unit is not providing power to the output, regardless of the reason, including simply not being enabled.	
5	VOUT_OV_FAULT	An output overvoltage fault has occurred.	
4	IOUT_OC_FAULT	An output overcurrent fault has occurred.	
3	VIN_UV_FAULT	IN_UV_FAULT An input undervoltage fault has occurred.	
2	TEMPERATURE	A temperature fault has occurred.	
1	CML	A communications, memory or logic fault has occurred.	
0	None of the Above	A fault not listed in Bits 7:1 has occurred.	

## STATUS WORD (79h)

**Definition:** Returns two bytes of information with a summary of the unit's fault condition. Based on the information in these bytes, the host can get more information by reading the appropriate status registers. The low byte of the STATUS\_WORD is the same register as the STATUS\_BYTE (78h) command.

**Data Length in Bytes: 2** 

Data Format: BIT

Type: Read-only

Default Value: 0000h

Bit Number	Status Bit Name	Meaning	
15	VOUT	An output voltage fault has occurred.	
14	IOUT/POUT	An output current or output power fault has occurred.	
13	INPUT	An input voltage, input current, or input power fault has occurred.	
12	MFG_SPECIFIC	A manufacturer specific fault has occurred.	
11	POWER_GOOD#	The POWER_GOOD signal, if present, is negated.	
10	Reserved	This bit is reserved.	
9	OTHER	A bit in STATUS_OTHER is set.	
8	UNKNOWN	A fault type not given in bits 15:1 of the STATUS_WORD has been detected.	
7	BUSY	A fault was declared because the device was busy and unable to respond.	
6	OFF	This bit is asserted if the unit is not providing power to the output, regardless of the reason, including simply not being enabled.	
5	VOUT_OV_FAULT	An output overvoltage fault has occurred.	
4	IOUT_OC_FAULT	An output overcurrent fault has occurred.	
3	VIN_UV_FAULT	An input undervoltage fault has occurred.	
2	TEMPERATURE	A temperature fault has occurred.	
1	CML	A communications, memory, or logic fault has occurred.	
0	None of the Above	A fault not listed in Bits 7:1 has occurred.	

STATUS VOUT (7Ah)

**Definition:** Returns one data byte with the status of the output voltage.

**Data Length in Bytes:** 1

Data Format: BIT
Type: Read-only
Default Value: 00h

Units: N/A

Bit Number	Status Bit Name	Meaning	
7	VOUT_OV_FAULT Indicates an output overvoltage fault.		
6:5	Reserved These bits are reserved.		
4 VOUT_UV_FAULT Indicates an o		Indicates an output undervoltage fault.	
3:0	N/A	These bits are not used.	

STATUS\_IOUT (7Bh)

**Definition:** Returns one data byte with the status of the output current.

**Data Length in Bytes:** 1

Data Format: BIT
Type: Read-only
Default Value: 00h

Bit Number	Bit Number Status Bit Name Meaning	
7	IOUT_OC_FAULT	An output overcurrent fault has occurred.
6:5	Reserved	These bits are reserved.
4	IOUT_UC_FAULT	An output undercurrent fault has occurred.
3:0	N/A	These bits are not used.

STATUS INPUT (7Ch)

**Definition:** Returns input voltage and input current status information.

**Data Length in Bytes:** 1

Data Format: BIT
Type: Read-only
Default Value: 00h

Units: N/A

Bit Number	r Status Bit Name Meaning	
7	VIN_OV_FAULT An input overvoltage fault has occurred.	
6:5	Reserved	These bits are reserved.
4	VIN_UV_FAULT	An input undervoltage fault has occurred.
3:0	N/A	These bits are not used.

## STATUS\_TEMPERATURE (7Dh)

**Definition:** Returns one byte of information with a summary of any temperature related faults.

**Data Length in Bytes:** 1

Data Format: BIT
Type: Read-only
Default Value: 00h

Bit Number	Number Status Bit Name Meaning	
7	OT_FAULT An over-temperature fault has occurred.	
6:5	Reserved These bits are reserved.	
4 UT_FAULT		An under-temperature fault has occurred.
3:0	N/A	These bits are not used.

STATUS CML (7Eh)

**Definition:** Returns one byte of information with a summary of any communications, logic, and/or memory errors.

**Data Length in Bytes:** 1

Data Format: BIT
Type: Read-only
Default Value: 00h

Units: N/A

Bit Number	Meaning
7	Invalid or unsupported PMBus command was received.
6	The PMBus command was sent with invalid or unsupported data.
5	Packet error was detected in the PMBus command.
4	Memory/logic fault.
3:2	These bits are reserved.
1	A PMBus command tried to write to a read-only or protected command, or a communication fault other than the ones listed in this table has occurred.
0	This bit is reserved.

## STATUS\_MFR\_SPECIFIC (80h)

**Definition:** Returns one byte of information providing the status of the device's voltage monitoring and clock

synchronization faults. **Data Length in Bytes:** 1

Data Format: BIT
Type: Read only
Default Value: 00h

Units: N/A

Bit Number	Field Name	Meaning
7:4	Reserved	These bits are reserved.
3	External Switching Period Fault	Loss of external clock synchronization has occurred.
2	Reserved	This bit is reserved.
1	VMON UV Fault	The voltage on the VMON pin has dropped below the level set by VMON_UV_FAULT_LIMIT.
0	VMON OV Fault	The voltage on the VMON pin has risen above the level set by VMON_OV_FAULT_LIMIT.

READ\_VIN (88h)

**Definition:** Returns the input voltage reading.

**Data Length in Bytes: 2** 

**Data Format:** L11 **Type:** Read-only

Units: V



#### READ VOUT (8Bh)

**Definition:** Returns the output voltage reading.

Data Length in Bytes: 2
Data Format: L16u
Type: Read-only

Units: V

READ\_IOUT (8Ch)

**Definition:** Returns the output current reading.

**Data Length in Bytes: 2** 

Data Format: L11

Type: Read-only

Default Value: N/A

Units: A

#### READ INTERNAL TEMP (8Dh)

**Definition:** Returns the controller junction temperature reading from internal temperature sensor.

**Data Length in Bytes: 2** 

**Data Format:** L11 **Type:** Read-only

Units: °C

#### **READ DUTY CYCLE (94h)**

**Definition:** Reports the actual duty cycle of the converter during the enable state.

Data Length in Bytes: 2

**Data Format:** L11 **Type:** Read only

Units: %

#### **READ FREQUENCY (95h)**

**Definition:** Reports the actual switching frequency of the converter during the enable state.

**Data Length in Bytes: 2** 

Data Format: L11

Type: Read only

Units: kHz

## READ\_IOUT\_0 (96h)

**Definition:** Returns the Phase 1 current reading.

**Data Length in Bytes: 2** 

Data Format: L11

Type: Read-only

Default Value: N/A

Units: A



READ IOUT 1 (97h)

**Definition:** Returns the Phase 2 current reading.

**Data Length in Bytes: 2** 

Data Format: L11

Type: Read-only

Default Value: N/A

Units: A

#### ASCR CONFIG (DFh)

**Definition:** Allows user configuration of ASCR settings. ASCR Gain is analogous to bandwidth and ASCR Residual is analogous to damping. To improve load transient response performance, increase ASCR Gain. To lower transient response overshoot, increase ASCR Residual. Increasing ASCR gain can result in increased PWM jitter and should be evaluated in the application circuit. Excessive ASCR gain can lead to excessive output voltage ripple. Increasing ASCR Residual to improve transient response damping can result in slower recovery times, but does not affect the peak output voltage deviation. Typical ASCR Gain settings range from 50 to 1000 and ASCR Residual settings range from 10 to 100.

**Data Length in Bytes:** 4

Data Format: CUS

Type: R/W

**Default Value:** Pin-strap setting

Bit	Purpose	Data Format	Value	Description
31:25	Unused		0000000h	Unused
24	Reserved			This bit is reserved
23:16	ASCR Residual Setting	Integer		ASCR residual
15:0	ASCR Gain Setting	Integer		ASCR gain

**DEVICE ID (E4h)** 

**Definition:** Returns the 16-byte (character) device identifier string.

Data Length in Bytes: 16 Data Format: ASCII

Type: Block Read

**Default Value:** Part number/Die revision/Firmware revision

#### MFR IOUT OC FAULT RESPONSE (E5h)

**Definition:** Configures the I<sub>OUT</sub> overcurrent fault response as defined by the following table. The command format is the same as the PMBus standard fault responses except that it sets the overcurrent status bit in STATUS\_IOUT.

**Data Length in Bytes:** 1

Data Format: BIT

Type: R/W

**Default Value:** B9h (Disable and 70ms continuous retry)

Units: N/A

Settings	Actions	
80h	Disable with no retry.	
B9h	Disable and continuous retry with 70ms delay.	

## MFR IOUT UC FAULT RESPONSE (E6h)

**Definition:** Configures the  $I_{OUT}$  undercurrent fault response as defined by the following table. The command format is the same as the PMBus standard fault responses except that it sets the undercurrent status bit in STATUS\_IOUT.

**Data Length in Bytes:** 1

Data Format: BIT

Type: R/W

Default Value: B9h (Disable and 70ms continuous retry)

Settings	Actions	
80h	Disable with no retry.	
B9h	Disable and continuous retry with 70ms delay.	

#### **SNAPSHOT (EAh)**

**Definition:** A 32-byte read-back of parametric and status values. It allows monitoring and status data to be stored to flash following a fault condition. In case of a fault, the last updated values are stored to the flash memory. When the SNAPSHOT STATUS bit is set stored, the device will no longer automatically capture parametric and status values following fault until stored data are erased. Use the SNAPSHOT\_CONTROL command to erase store data and clear the status bit before next ramp up. Data erased is not allowed when the module is enabled.

Data Length in Bytes: 32
Data Format: Bit field
Type: Block Read

Byte Number	Value	PMBus Command	Format
31:23	Reserved	These bits are reserved	00h
22	Flash Memory Status Byte FF - Not Stored 00 - Stored	N/A	BIT
21	Manufacturer Specific Status Byte	STATUS_MFR_SPECIFIC (80h)	Byte
20	CML Status Byte	STATUS_CML (7Eh)	Byte
19	Temperature Status Byte	STATUS_TEMPERATURE (7Dh)	Byte
18	Input Status Byte	STATUS_INPUT (7Ch)	Byte
17	I <sub>OUT</sub> Status Byte	STATUS_IOUT (7Bh)	Byte
16	V <sub>OUT</sub> Status Byte	STATUS_VOUT (7Ah)	Byte
15:14	Switching Frequency	READ_FREQUENCY (95h)	L11
13:12	Reserved	These bits are reserved	00h
11:10	Internal Temperature	READ_INTERNAL_TEMP (8Dh)	L11
9:8	Duty Cycle	READ_DUTY_CYCLE (94h)	L11
7:6	Reserved	These bits are reserved	L11
5:4	Output Current	READ_IOUT (8Ch)	L11
3:2	Output Voltage	READ_VOUT (8Bh)	L16u
1:0	Input Voltage	READ_VIN (88h)	L11

#### **SNAPSHOT CONTROL (F3h)**

**Definition:** Writing a 01h causes the device to copy the current SNAPSHOT values from NVRAM to the 32-byte SNAPSHOT command parameter. Writing a 02h causes the device to write the current SNAPSHOT values to NVRAM, and writing a 03h erases all SNAPSHOT values from NVRAM. Write (02h) and Erase (03h) can only be used when the device is disabled. All other values are ignored.

Data Length in Bytes: 1
Data Format: Bit field
Type: R/W byte

Value	Description
01h	Read SNAPSHOT values from NVRAM
02h	Write SNAPSHOT values to NVRAM
03h	Erase SNAPSHOT values stored in NVRAM.

## MFR VMON OV FAULT LIMIT (F5h)

**Definition:** Reads the VMON OV fault threshold.

**Data Length in Bytes: 2** 

**Data Format:** L11 **Type:** Read only

Default Value: CB00h (6V)

Units: V

Range: 4V to 6V

MFR\_VMON\_UV\_FAULT\_LIMIT (F6h)

**Definition:** Reads the VMON UV fault threshold.

**Data Length in Bytes: 2** 

**Data Format:** L11 **Type:** Read only

**Default Value:** CA00h (4V)

Units: V

Range: 4V to 6V

MFR\_READ\_VMON (F7h)

**Definition:** Reads the VMON voltage.

**Data Length in Bytes: 2** 

Data Format: L11

Type: Read only

Default Value: N/A

Units: V

Range: 4V to 6V

RAA210850 8. Revision History

# 8. Revision History

## 8.1 Firmware


Firmware Revision Code	Change Description	Note
RAA210850G0100	Initial Release	Recommended for new designs.

## 8.2 Datasheet


Rev	Date	Change
1.00	Mar 15, 2019	Updated pin configuration to show correct location for M5, N5, and N6. Updated description for pin D5. Changed PMBus to SMBus in the SMBus Communications section. Changed On-Nominal to On in the table under the OPERATION section on page 35. Updated Disclaimer.
0.00	Sep 12, 2018	Initial release.

## **Package Outline Drawing**

Y58.18x23 58 I/O 18mmx23mmx7.5mm Custom HDA Module Rev 4, 4/18



Top View



Side View


#### Notes:

1. All dimensions are in millimeters.

Represents the basic land grid pitch.

These 42 I/Os are centered in a fixed row and column matrix at 1.0mm pitch BSC.


- Dimensioning and tolerancing per ASME Y14.5-2009.
- 5. Tolerance for exposed PAD edge location dimension on page 3 is ±0.1mm.




For the most recent package outline drawing, see Y58.18x23.

RAA210850


Package Outline Drawing




9. Package Outline Drawing




**BOTTOM VIEW** 



FN9346 Rev.1.00 Mar 15, 2019



9



**STENCIL OPENING EDGE POSITION - 5** 

2.790 2.530 1.680 1.420 0.500 3.925 4.185 5.320 5.580 0.500 1.420 1.680 2.530 2.790 11.500 11.500 11.300 10.950 9.700 9.700 9.440 000000000 8.100 -- 8.100  $\bigcirc$  $\bigcirc$ 7.840 7.840  $\bigcirc$  $\bigcirc$ 6.500 6.500  $\bigcirc$  $\bigcirc$ 5.500 -5.500  $\circ$  $\bigcirc$  $\bigcirc$ - 3.880  $\bigcirc$ 3.880 3.620 3.620  $\bigcirc$  $\bigcirc$  $\bigcirc$ 2.000 2.000 00  $\bigcirc$ - 0.000 0.000 — 00  $\bigcirc$  $\bigcirc$  $\bigcirc$ 6.300 6.300 7.540 7.800 7.820 8.080 8.670 9.520 9.700 9.780 8.930 -9.700 -9.800 -10.060 11.300 11.300 11.500 <del>- 11.500</del> 9.000


PCB LAND PATTERN - 1 (FOR REFERENCE)

9

FN9346 Rev.1.00


Mar 15,

, 2019




PCB LAND PATTERN - 3 (FOR REFERENCE)

9



PCB LAND PATTERN - 4 (FOR REFERENCE)



PCB LAND PATTERN - 5 (FOR REFERENCE)

#### **Notice**

- Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products
  and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your
  product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of
  these circuits, software, or information.
- 2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
- No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 4. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
- 5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.
  - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.

- 6. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
- 7. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
- 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 9. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
- 10. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
- 11. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.
- (Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.
- (Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.4.0-1 November 2017)

## **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

#### **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

#### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/