

PART NUMBER 54ALS113AJB-ROCV

Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All re-creations are done with the approval of the Original Component Manufacturer. (OCM)

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceeds the OCM data sheet.

Quality Overview

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-38535
 - Class Q Military
 - Class V Space Level

Qualified Suppliers List of Distributors (QSLD)

 Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OCM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.



54ALS113A

Dual J-K Negative-Edge-Triggered Flip-Flops with Preset

These devices contain two independent J-K negative-edge-triggered flip-flops. A low level at the Preset input sets the outputs regardless of the levels of the other inputs. When Preset (PRE) is inactive (high), data at the J and K inputs meeting the setup time requirements are transferred to the outputs on the negative-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold time interval, data at the J and K inputs may be changed without affecting the levels at the outputs. These versatile flip-flops can perform as toggle flip-flops by tying J and K high.

The SN54ALS113A and are characterized for operation over the full military temperature range of -55°C to 125°C.

Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All re-creations are done with the approval of the Original Component Manufacturer (OCM).

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceeds the OCM data sheet.

Quality Overview

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-35835
 - Class Q Military
 - Class V Space Level
- Qualified Suppliers List of Distributors (QSLD)
 - Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OCM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.

FOR REFERENCE ONLY

TYPES SN54ALS113A, SN54AS113, SN74ALS113A, SN74AS113 DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET

D2661, APRIL 1982-REVISED DECEMBER 1983

- Fully Buffered to Offer Maximum Isolation from External Disturbance
- Package Options Include Both Plastic and Ceramic Carriers in Addition to Plastic and Ceramic DIPs.
- Dependable Texas Instruments Quality and Reliability

 TYPE
 TYPICAL MAXIMUM CLOCK FREQUENCY
 TYPICAL POWER DISSIPATION PER FLIP-FLOP

 'ALS113A
 40 MHz (CL = 15 pF)
 6 mW

 'AS113
 175 MHz (CL = 50 pF)
 95 mW


SN54ALS113A, SN54AS113 . . . J PACKAGE SN74ALS113A, SN74AS113 . . . N PACKAGE (TOP VIEW) 1CLK 1 14 VCC 13 2CLK 1J 🛮 3 12 2K 1 PRE 4 11 2J 10 2 PRE 10 [5 10 ∏6 9 20 GND 7 8 20

description

These devices contain two independent J-K negative-edge-triggered flip-flops. A low level at the Preset input sets the outputs regardless of the levels of the other inputs. When Preset (PRE) is inactive (high), data at the J and K inputs meeting the setup time requirements are transferred to the outputs on the negative-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold time interval, data at the J and K inputs may be changed without affecting the levels at the outputs. These versatile flip-flops can perform as toggle flip-flops by tying J and K high.

The SN54ALS113A and SN54AS113 are characterized for operation over the full military temperature range of $-55\,^{\circ}\text{C}$ to 125 °C. The SN74ALS113A and SN74AS113 are characterized for operation from 0 °C to 70 °C.

SN54ALS113A, SN54AS113 . . . FH PACKAGE SN74ALS113A, SN74AS113 . . . FN PACKAGE (TOP VIEW)




NC - No internal connection

FUNCTION TABLE

INPUTS				OUTPUTS		
PRE	CLK	J	К	Q	ã	
L	х	X	×	н	L	
н	1	L	L	00	\bar{a}_0	
н	1	Н	L	н	L	
н	Į.	L	н	L	н	
н	4	Н	Н	TOGGLE		
н	н	X	×	00	$\bar{\alpha}_0$	

logic symbol



Pin numbers shown are for J and N packages

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC	7 V
Supply Voltage, VCC	7 V
Input voltage	, oc
Operating free-air temperature range:SN54ALS113A, SN54AS113	J (C
SN74ALS113A, SN74AS113 0°C to 70	
Storage temperature range – 65 °C to 150)°C

Copyright © 1982 by Texas Instruments Incorporated

Texas Instruments

POST OFFICE BOX 225012 . DALLAS, TEXAS 75265

2-95

ALS AND AS CIRCUITS

rporated

1283

recommended operating conditions

			SN54ALS113A		SN74ALS113A			7	
1/			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage		4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage		2			2			l ·
VIL	Low-level input voltage				0.8				
ЮН	High-level output current					<u> </u>			V
^I OL	Low-level output current				~0.4	ļ		-0.4	mA
f _{clock}					4	<u></u>		8	mA
	Pulse duration		0	_	25	_ 0		30	MHz
		PRE low	15			10			
t _w		CLK high	20			16.5			ns
		CLK low	20			16.5		0.8 -0.4	115
Tour	Setup time before CLK↓	Data	25			22			
		PRE inactive	22			20			ns
t _h	Hold time, data after CLK↓		0						
ΓA	Operating free-air temperatu	re				0			ns
			- 55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		SN54ALS113A			SN74ALS113A			
				MIN	TYP†	MAX	MIN	TYP	MAX	UNIT
		$V_{CC} = 4.5 \text{ V},$	$I_{\rm J} = -18 {\rm mA}$			- 1.5			- 1.5	V
VOH		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	I _{OH} = -0.4 mA	v _{cc} -	2		Vcc-	2		T v
VOL		$V_{CC} = 4.5 \text{ V},$	IOL = 4·mA		0.25	0.4	1	0.25	0.4	
_	1	$V_{CC} = 4.5 \text{ V},$	IOL = 8 mA					0.35	0.5	V
lį.	J, K, or CLK	$V_{CC} = 5.5 V$	V _I = 7 V			0.1			0.1	
						0.2			0.2	mA
Ιн	J, K, or CLK	$V_{CC} = 5.5 \text{ V}$	$V_1 = 2.7 \text{ V}$			20			20	
	J, K, or CLK					40			40	μΑ
IL	PRÉ	$V_{CC} = 5.5 V$	$V_{I} = 0.4 V$	L		-0.2			-0.2	
- t	FNE					-0.4			-0.4	mA
o [‡]		$V_{CC} = 5.5 \text{ V},$	$V_0 = 2.25 \text{ V}$	-30		-112	- 30		-112	mA
CC		$V_{CC} = 5.5 \text{ V},$	See Note 1		2.5	4.5		2.5	4.5	mA

switching characteristics (see Note 2)

PARAMETER	FROM (INPUT)	то (ОИТРИТ)		V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R _L = 500 Ω, T _A = MIN to MAX			
			SN54	SN54ALS113A		SN74ALS113A	
			MIN	MAX	MIN	MAX	1
†max			25		30		MHz
t _{PLH}	PRE	Q or $\overline{\mathbb{Q}}$	3	17	3	14	
tPHL	10 10000	4 51 4	4	20	4	16	ns
[†] PLH	CLK	Q or Q	3	18	3	15	
^t PHL		1 400	5	23	5	19	ns

NOTE 2: For load circuit and voltage waveforms, see page 1-12.

1283

[†]All typical values are at V_{CC} = 5 V, T_A = 25 °C.

†The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, los. NOTE 1: I_{CC} is measured with J, K, CLK, and PRE grounded, then with J, K, CLK, and CLR grounded.

TYPES SN54AS113, SN74AS113 DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET

recommended operating conditions	
#17450440 CH7440412	\Box