

**PART NUMBER****DM7470N-ROCV****Rochester Electronics****Manufactured Components**

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All re-creations are done with the approval of the Original Component Manufacturer. (OCM)

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceeds the OCM data sheet.

**Quality Overview**

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-38535
  - Class Q Military
  - Class V Space Level

**Qualified Suppliers List of Distributors (QSLD)**

- Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

*The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OCM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.*

# DM5470/DM7470 AND-Gated Positive-Edge-Triggered J-K Flip-Flop with Preset, Clear, and Complementary Outputs

## General Description


This device is a positive-edge-triggered J-K flip-flop with complementary outputs. Multiple J and K inputs are ANDed together to produce the internal J and K function for the flip-flop. If the J and K inputs are not used they must be grounded for proper operation of the flip-flop. The J and K data is accepted by the flip-flop on the positive going edge of the clock pulse. The clock triggering occurs at a voltage level and is not directly related to the transition time of the positive going edge of the clock pulse. The clear and preset inputs are asynchronous but it is necessary that the clock input be at a low level when they become active (low).

## Absolute Maximum Ratings (Note 1)

Supply Voltage	7V
Input Voltage	5.5V
Storage Temperature Range	- 65°C to 150°C

**Note 1:** The "Absolute Maximum Ratings" are those values beyond which the safety of the device can not be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

## Connection Diagram



TL/F/6523-1

DM5470 (J) DM7470 (N)

## Function Table

Inputs					Outputs	
PR	CLR	CLK	J (Note 1)	K (Note 1)	Q	Q̄
L	H	L	X	X	H	L
H	L	L	X	X	L	H
L	L	X	X	X	H*	H*
H	H	↑	L	L	Q <sub>O</sub>	Q̄ <sub>O</sub>
H	H	↑	H	L	H	L
H	H	↑	L	H	L	H
H	H	↑	H	H	Toggle	
H	H	L	X	X	Q <sub>O</sub>	Q̄ <sub>O</sub>

**Note 1:** J = (J1)(J2)(J̄), K = (K1)(K2)(K̄) if the J and K inputs are not used they must be grounded.

H = High Logic Level

L = Low Logic Level

X = Either Low or High Logic Level

↑ = Positive Going Transition

\* = This configuration is nonstable; that is, it will not persist when preset and/or clear inputs return to their inactive (high) level.

Q<sub>O</sub> = The output logic level of Q before the indicated input conditions were established.

Toggle = Each output changes to the complement of its previous level on each positive transition of the clock.

## Recommended Operating Conditions

Sym	Parameter		DM5470			DM7470			Units
			Min	Nom	Max	Min	Nom	Max	
V <sub>CC</sub>	Supply Voltage		4.5	5	5.5	4.75	5	5.25	V
V <sub>IH</sub>	High Level Input Voltage		2			2			V
V <sub>IL</sub>	Low Level Input Voltage				0.8			0.8	V
I <sub>OH</sub>	High Level Output Current				-0.4			-0.4	mA
I <sub>OL</sub>	Low Level Output Current				16			16	mA
f <sub>CLK</sub>	Clock Frequency		0		20	0		20	MHz
t <sub>w</sub>	Pulse Width	Clock High	20			20			ns
		Clock Low	30			30			
		Preset Low	25			25			
		Clear Low	25			25			
t <sub>SU</sub>	Input Setup Time (Note 1)		20†			20†			ns
t <sub>H</sub>	Input Hold Time (Note 1)		5†			5†			ns
T <sub>A</sub>	Free Air Operating Temperature		-55		125	0		70	°C

Note 1: The symbol (†) indicates the rising edge of the clock pulse is used for reference.

## Electrical Characteristics over recommended operating free air temperature (unless otherwise noted)

Sym	Parameter	Conditions	Min	Typ (Note 2)	Max	Units
V <sub>I</sub>	Input Clamp Voltage	V <sub>CC</sub> = Min, I <sub>I</sub> = -12 mA			-1.5	V
V <sub>OH</sub>	High Level Output Voltage	V <sub>CC</sub> = Min, I <sub>OH</sub> = Max V <sub>IL</sub> = Max, V <sub>IH</sub> = Min	2.4	3.4		V
V <sub>OL</sub>	Low Level Output Voltage	V <sub>CC</sub> = Min, I <sub>OL</sub> = Max V <sub>IH</sub> = Min, V <sub>IL</sub> = Max		0.2	0.4	V
I <sub>I</sub>	Input Current @ Max Input Voltage	V <sub>CC</sub> = Max, V <sub>I</sub> = 5.5V			1.0	mA
I <sub>IH</sub>	High Level Input Current	V <sub>CC</sub> = Max V <sub>I</sub> = 2.4V	J, K, or $\bar{K}$		40	μA
			Clock		40	
			Clear		80	
			Preset		80	

# Electrical Characteristics (Continued) over recommended operating free air temperature (unless otherwise noted)

Sym	Parameter	Conditions	Min	Typ (Note 2)	Max	Units
$I_{IL}$	Low Level Input Current	$V_{CC} = \text{Max}$ $V_I = 0.4V$ (Note 5)	J, K, or $\bar{K}$		- 1.6	mA
			Clock		- 1.6	
			Clear		- 3.2	
			Preset		- 3.2	
$I_{OS}$	Short Circuit Output Current	$V_{CC} = \text{Max}$ (Note 3)	DM54	- 20	- 57	mA
			DM74	- 18	- 57	
$I_{CC}$	Supply Current	$V_{CC} = \text{Max}$ (Note 4)		13	26	mA

## Switching Characteristics at $V_{CC} = 5V$ and $T_A = 25^\circ C$ (See Section 1 for Test Waveforms and Output Load)

Parameter	From (Input) To (Output)	$R_L = 400\Omega$ $C_L = 15 \text{ pF}$			Units
		Min	Typ	Max	
$f_{MAX}$ Maximum Clock Frequency		20	35		MHz
$t_{PHL}$ Propagation Delay Time High to Low Level Output	Preset to $\bar{Q}$			50	ns
$t_{PLH}$ Propagation Delay Time Low to High Level Output	Preset to Q			50	ns
$t_{PHL}$ Propagation Delay Time High to Low Level Output	Clear to Q			50	ns
$t_{PLH}$ Propagation Delay Time Low to High Level Output	Clear to $\bar{Q}$			50	ns
$t_{PHL}$ Propagation Delay Time High to Low Level Output	Clock to Q or $\bar{Q}$			50	ns
$t_{PLH}$ Propagation Delay Time Low to High Level Output	Clock to Q or $\bar{Q}$			50	ns

**Note 2:** All typicals are at  $V_{CC} = 5V$ ,  $T_A = 25^\circ C$ .

**Note 3:** Not more than one output should be shorted at a time.

**Note 4:** With all outputs open,  $I_{CC}$  is measured with the Q and  $\bar{Q}$  outputs high in turn. At the time of measurement the clock input is at 4.5V.

**Note 5:** Clear is tested with preset high and preset is tested with clear high.