
PART NUMBER**5475BEA-ROCS**

Rochester Electronics**Manufactured Components**

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All re-creations are done with the approval of the Original Component Manufacturer. (OCM)

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceeds the OCM data sheet.

Quality Overview

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-38535
 - Class Q Military
 - Class V Space Level

Qualified Suppliers List of Distributors (QSLD)

- Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OCM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.

MILITARY SPECIFICATION

MICROCIRCUITS, DIGITAL, TTL, BISTABLE LATCHES, MONOLITHIC SILICON

This specification is approved for use by all Departments and Agencies of the Department of Defense.

1. SCOPE

1.1 Scope. This specification covers the detail requirements for monolithic silicon, TTL, 4-bit bistable latch microcircuits. Three product assurance classes and a choice of case outline/lead finish are provided for each type and are reflected in the complete part number.

1.2 Part number. The complete part number shall be in accordance with MIL-M-38510.

1.2.1 Device type. Device type shall be as shown in the following:

<u>Device type</u>	<u>Circuit</u>
01	4-Bit latch, complementary outputs
02	4-Bit latch
03	Dual, 4-bit latch
04	4-Bit latch, master reset

1.2.2 Device class. Device class shall be the product assurance level as defined in MIL-M-38510.

1.2.3 Case outline. The case outline shall be designated as follows:

<u>Case outline letter</u>	<u>MIL-M-38510, appendix C, case outline</u>
A	F-1 (14-lead, 1/4" x 1/4", flat pack)
B	F-3 (14-lead, 1/4" x 1/8", flat pack)
C	D-1 (14-lead, 1/4" x 3/4", dual-in-line pack)
D	F-2 (14-lead, 1/4" x 3/8", flat pack)
E	D-2 (16-lead, 1/4" x 7/8", dual-in-line pack)
F	F-5 (16-lead, 1/4" x 3/8", flat pack)
J	D-3 (24-lead, 1/2" x 1/4", dual-in-line pack)
K	F-6 (24-lead, 3/8" x 1/2", flat pack)
L	F-7 (24-lead, 3/8" x 1/2", flat pack)
Z	F-8 (24-lead, 1/4" x 3/8", flat pack)

1.3 Absolute maximum ratings.

Supply voltage range - - - - -	-0.5 to 7.0 Vdc
Input voltage range - - - - -	-1.5 Vdc at 12 mA to 5.5 Vdc
Storage temperature range - - - - -	-65° to 150°C
Maximum power dissipation, P _D ^{1/}	
Device types 01 and 02 - - - - -	280 mW
Device type 03 - - - - -	630 mW
Device type 04 - - - - -	325 mW

^{1/} Must withstand the added P_D due to short circuit condition (e.g. I_{OS}) at one output for 5 seconds duration.

Beneficial comments (recommendations, additions, deletions) any and pertinent data which may be of use in improving this document should be addressed to: Rome Air Development Center ATTN: RADC (RBE-2) Griffiss AFB, NY 13441, by using the self-addressed Standardization Document Improvement Proposal (DD Form 1426) appearing at the end of this document or by letter.

Lead temperature (soldering, 10 seconds)- - - - -	300°C
Thermal resistance, junction to case - - -	$\theta_{JC} = \begin{cases} 0.15^\circ\text{C/mW} & \text{for flat pack} \\ 0.08^\circ\text{C/mW} & \text{for dual-in-line pack} \end{cases}$
Junction temperature - - - - -	$T_J = 175^\circ\text{C}$

1.4 Recommended operating conditions.

Supply voltage - - - - -	4.5 Vdc minimum to 5.5 Vdc maximum
Minimum high level input voltage - - -	2.0 Vdc
Maximum low level input voltage- - -	0.8 Vdc
Normalized fanout (each output) <u>1</u> / - - -	5 maximum
Ambient operating temperature range- - -	-55° to 125°C
Setup time, $t(\text{SETUP})$	
Types 01 and 02- - - - -	25 ns, minimum
Setup time, $t(\text{SETUP})$, type 03	
Data to enable (high)- - - - -	10 ns, minimum
Data to enable (low) - - - - -	16 ns, minimum
Setup time, $t(\text{SETUP})$, type 04	
Data to enable (high)- - - - -	5 ns, minimum
Data to enable (low) - - - - -	25 ns, minimum
Setup time, $t(\text{SETUP})$, type 04	
Data to set (high) - - - - -	8 ns, minimum
Input hold time, $t(\text{HOLD})$, types 01 and 02	
Clock to data- - - - -	5 ns, minimum
Data to clock- - - - -	35 ns, minimum
Input hold time, $t(\text{HOLD})$, type 03	
Data to enable (high)- - - - -	0 ns, maximum
Data to enable (low) - - - - -	4 ns, maximum
Input hold time, $t(\text{HOLD})$, type 04	
Data to enable (high)- - - - -	0 ns, maximum
Data to enable (low) - - - - -	7 ns, maximum
Input hold time, $t(\text{HOLD})$, type 04	
Data to set (low)- - - - -	8 ns, maximum

2. APPLICABLE DOCUMENTS

2.1 Issues of documents. The following documents of the issue in effect on date of invitation for bids or request for proposal, form a part of this specification to the extent specified herein.

SPECIFICATION

MILITARY

MIL-M-38510 - Microcircuits, General Specification for.

STANDARD

MILITARY

MIL-STD-883 - Test Methods and Procedures for Microelectronics.

(Copies of specifications, standards, drawings, and publications required by contractors in connection with specific procurement functions should be obtained from the procuring activity or as directed by the contracting officer.)

1/ Device will fanout in both high and low levels to the specified number of inputs of the same device type as that being tested.

3. REQUIREMENTS

3.1 Detail specification. The individual item requirements shall be in accordance with MIL-M-38510, and as specified herein.

3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-M-38510 and herein.

3.2.1 Case outline. Case outline shall be as specified in 1.2.3 herein.

3.2.2 Terminal connections. The terminal connections shall be as specified on figure 1.

3.2.3 Truth tables and logic equations. The truth tables and logic equations shall be as specified on figure 2.

3.2.4 Schematic circuits and logic diagrams. The schematic circuits and logic diagrams shall be as specified on figure 3.

3.3 Lead material and finish. Lead material and finish shall be in accordance with MIL-M-38510 (see 6.6).

3.4 Electrical performance characteristics. The electrical performance characteristics are specified in table I, and apply over the full recommended ambient operating temperature range, unless otherwise specified.

3.5 Rebonding. Rebonding shall be in accordance with MIL-M-38510.

3.6 Electrical test requirements. Electrical test requirements shall be as specified in table III for the applicable device type and device class. The subgroups of table III which constitute the minimum electrical test requirements for screening, qualification, and quality conformance by device class are specified in table II.

3.7 Marking. Marking shall be in accordance with MIL-M-38510 and 1.2. At the option of the manufacturer, the following marking may be omitted from the body of the microcircuit, but shall be retained on the initial container.

a. Country of origin.

3.8 Microcircuit group assignment. The devices covered by this specification shall be in microcircuit group number 5 (see MIL-M-38510, appendix E).

4. QUALITY ASSURANCE PROVISIONS

4.1 Sampling and inspection. Sampling and inspection procedures shall be in accordance with MIL-M-38510 and methods 5005 and 5007, as applicable, of MIL-STD-883, except as modified herein.

4.2 Qualification inspection. Qualification inspection shall be in accordance with MIL-M-38510. Inspections to be performed shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, and D inspections (see 4.4.1, 4.4.2, 4.4.3, and 4.4.4).

4.3 Screening. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to qualification and quality conformance inspection. The following additional criteria shall apply:

a. Burn-in test (method 1015 of MIL-STD-883).

- (1) Test condition D or E, using the circuit shown on figure 4, or equivalent.
- (2) $T_A = 125^\circ\text{C}$ minimum.

- b. Interim and final electrical test parameters shall be as specified in table II, except the interim electrical parameters test prior to burn-in is optional at the discretion of the manufacturer.
- c. Percent defective allowable (PDA) - The PDA for class S devices shall be as specified in MIL-M-38510. The PDA for class B devices shall be 10 percent based on failures from group A, subgroup 1 test after cool-down as final electrical test in accordance with method 5004 of MIL-STD-883, and with no intervening electrical measurements. If interim electrical parameter tests are performed prior to burn-in, failures resulting from preburn-in screening may be excluded from the PDA. If interim electrical parameter tests prior to burn-in are omitted, then all screening failures shall be included in the PDA. The verified failures of group A, subgroup 1, after burn-in divided by the total number of devices submitted for burn-in in that lot shall be used to determine the percent defective for that lot, and the lot shall be accepted or rejected based on the PDA for the applicable device class.

4.4 Quality conformance inspection. Quality conformance inspection shall be in accordance with MIL-M-38510. Inspections to be performed shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, and D inspections (see 4.4.1 through 4.4.4).

4.4.1 Group A inspection. Group A inspection shall be in accordance with table I of method 5005 of MIL-STD-883 and as follows:

- a. Tests shall be as specified in table II.
- b. Subgroups 4, 5, 6, 7, and 8 shall be omitted.

4.4.2 Group B inspection. Group B inspection shall be in accordance with table II of method 5005 of MIL-STD-883.

4.4.3 Group C inspection. Group C inspection shall be in accordance with table III of method 5005 of MIL-STD-883 and as follows:

- a. End point electrical parameters shall be as specified in table II herein.
- b. Subgroups 3 and 4 shall be added to the group C inspection requirements for class C devices and shall consist of the tests, conditions, and limits specified for subgroups 10 and 11 of group A.
- c. Operating life-test (method 1005 of MIL-STD-883) conditions, or equivalent:
 - (1) Test conditions D or E, using the circuit shown on figure 4, or equivalent.
 - (2) $T_A = 125^\circ\text{C}$, minimum.
 - (3) Test duration: 1,000 hours, except as permitted by appendix B of MIL-M-38510 and method 1005 of MIL-STD-883.

4.4.4 Group D inspection. Group D inspection shall be in accordance with table IV of method 5005 of MIL-STD-883 and as follows:

- a. End point electrical parameters shall be as specified in table II herein.

TABLE I. Electrical performance characteristics.

Test	Symbol	Conditions	Device types	Limits		Unit
				Min	Max	
High-level output voltage	V_{OH}	$V_{CC} = 4.5 \text{ V}; V_{IN} = 0.8 \text{ V}$	$I_{OH} = -400 \mu\text{A}$ 01,02	2.4		Volts
			$I_{OH} = -800 \mu\text{A}$ 03,04	2.4		Volts
Low-level output voltage	V_{OL}	$V_{CC} = 4.5 \text{ V}; V_{IN} = 2.0 \text{ V}$	$I_{OL} = 16 \text{ mA}$ 01,02,04		0.4	Volts
			$I_{OL} = 14.4 \text{ mA}$ 03		0.4	Volts
Input clamp voltage	V_{IC}	$V_{CC} = 4.5 \text{ V}; V_{IN} = -12 \text{ mA}$	All		-1.5	Volts
Low-level input current, data	I_{IL1}	$V_{CC} = 5.5 \text{ V}; V_{IN} = 0.4 \text{ V}$	01,02	-1.4	-3.2	mA
			03 4/	-0.5	-2.4	mA
			04	-0.7	-2.7	mA
Low-level input current Clock Master reset and enable Set	I_{IL2}	$V_{CC} = 5.5 \text{ V}; V_{IN} = 0.4 \text{ V } \underline{1/}$				
			01,02	-2.8	-6.4	mA
			03,04	-0.7	-1.6	mA
			04	-0.7	-1.6	mA
High-level input current, data	I_{IH1}	$V_{CC} = 5.5 \text{ V}; V_{IN} = 2.4 \text{ V } \underline{1/}$	01,02		80	μA
			03		40	μA
			04		60	μA
High-level input current, data	I_{IH2}	$V_{CC} = 5.5 \text{ V}; V_{IN} = 5.5 \text{ V } \underline{1/}$	01,02		200	μA
			03,04		100	μA
High-level input current Clock Master reset and enable Set	I_{IH3}	$V_{CC} = 5.5 \text{ V}; V_{IN} = 2.4 \text{ V } \underline{1/}$				
			01,02		160	μA
			03,04		40	μA
			04		40	μA
High-level input current Clock Master reset and enable Set	I_{IH4}	$V_{CC} = 5.5 \text{ V}; V_{IN} = 5.5 \text{ V } \underline{1/}$				
			01,02		400	μA
			03,04		100	μA
			04		100	μA
Short-circuit output current	I_{OS}	$V_{CC} = 5.5 \text{ V } \underline{2/} \underline{3/}$	01,02	-20	-57	mA
			03 5/	-10	-70	mA
			04	-20	-100	mA
Supply current	I_{CC}	$V_{CC} = 5.5 \text{ V } \underline{2/}; V_{IN} = 4.5 \text{ V}$	01, 02		46	mA
			03		106	mA
			04		55	mA
Propagation delay time for types 01 and 02						
To high level, from D input to Q output	t_{PLH1}	$C_L = 50 \text{ pF } \pm 10\%; R_L = 390 \text{ ohms } \pm 5\%$	01,02	2	44	ns
To high level, from D input to $\bar{Q}$ output	t_{PLH2}		01	2	55	ns
To low level, from D input to Q output	t_{PHL1}		01,02	2	38	ns
To low level, from D input to $\bar{Q}$ output	t_{PHL2}		01	2	25	ns
To low level, from clock input to Q output	t_{PHL3}		01	2	25	ns
To high level, from clock input to Q output	t_{PLH3}		01,02	2	44	ns
To low level, from clock input to $\bar{Q}$ output	t_{PHL4}		01	2	25	ns
To high level from clock input to $\bar{Q}$ output	t_{PLH4}		01	2	44	ns

See footnotes at end of table.

TABLE I. Electrical performance characteristics - Continued

Test	Symbol	Conditions	Device types	Limits		Unit
				Min	Max	
Propagation delay time for types 03 and 04						
To high level, from enable to output	t _{PLH1}	C _L = 50 pF ±10%; R _L = 390 ohms ±5%	03,04	3	60	ns
To low level, from enable to output	t _{PHL1}		03,04	3	40	ns
To high level, from data to output	t _{PLH2}		03,04	3	49	ns
To low level, from data to output	t _{PHL2}		03,04	3	37	ns
To low level, from master reset to output	t _{PHL3}		03,04	3	37	ns
To high level, from set to output	t _{PLH4}		04	9	47	ns

1/ All unspecified inputs at 5.5 volts.

2/ All unspecified inputs grounded.

3/ Not more than one output should be shorted at a time.

4/ Circuit B limits for I_{IL1} shall be -1.6 mA, maximum.5/ Circuit B and C limits for I_{OS} shall be -20 mA minimum to -57 mA maximum.TABLE II. Electrical test requirements.

MIL-STD-883 test requirements	Subgroups (see table III)		
	Class S devices	Class B devices	Class C devices
Interim electrical parameters (pre burn-in) (Method 5004)	1	1	None
Final electrical test parameters (Method 5005)	1*, 2, 3, 9, 10, 11	1*, 2, 3, 9	1
Group A test requirements (Method 5005)	1, 2, 3, 9, 10, 11	1, 2, 3, 9	1, 2, 3, 9
Group C end point electrical parameters (Method 5005)	N/A	1, 2, 3	1
Additional electrical subgroups for group C periodic inspection	N/A	10, 11	10, 11
Group D end point electrical parameters (Method 5005)	1, 2, 3	1, 2, 3	1

* PDA applies to subgroup 1 (see 4.3c).

4.5 Methods of inspection. Methods of inspection shall be as specified in the appropriate tables and as follows:

4.5.1 Life test and burn-in cooldown procedure. When devices are measured at 25°C following application of the operating life or burn-in test condition, they shall be cooled to room temperature prior to removal of bias. Alternately, the bias may be removed during cooling, if the case temperature is reduced to room temperature within 30 minutes after removal of the test condition.

4.6 Inspection of packaging. Inspection of packaging shall be in accordance with MIL-M-38510, except that the rough handling test shall not apply.

5. PACKAGING

5.1 Packaging requirements. The requirements for the packaging of microcircuits shall be in accordance with MIL-M-38510.

6. NOTES

6.1 Notes. The notes specified in MIL-M-38510 are applicable to this specification.

6.2 Intended use. Microcircuits conforming to this specification are intended for use for Government microcircuit applications (original equipment) and logistic support.

6.3 Ordering data. The contract should specify the following:

- a. Complete part number (see 1.2).
- b. Requirements for delivery of one copy of the quality conformance inspection data pertinent to the device inspection lot to be supplied with each shipment by the device manufacturer, if applicable.
- c. Requirement for certificate of compliance, if applicable.
- d. Requirements for notification of change of product or process to procuring activity in addition to notification to the qualifying activity, if applicable.
- e. Requirements for preservation and packing.
- f. Requirements for failure analysis (including required test condition of method 5003), corrective action and reporting of results, if applicable.
- g. Requirements for product assurance options.
- h. Requirements for carriers, special lead lengths or lead forming, if applicable. These requirements shall not affect the part number.
- i. Requirements for JAN marking.


6.4 Abbreviations, symbols, and definitions. The abbreviations, symbols, and definitions used herein are defined in MIL-STD-1331, and as follows:

GND - - - - - Electrical ground (common terminal)
V_{IN} - - - - - Voltage level at an input terminal

6.5 Voltage and current. All voltages given are referenced to the microcircuit ground terminal. Currents given are conventional current and positive when flowing into the referenced terminal.


6.6 Logistic support. Lead materials and finishes (see 3.3) are interchangeable. Unless otherwise specified, microcircuits procured for Government logistic support will be procured to device class B (see 1.2.2), lead material and finish C (see 3.3). Longer length leads and lead forming shall not affect the part number.

Device type 01




Device type 02

CASES A, B, AND D




Device type 02

CASES C



Device type 03

CASES J, K, L AND Z



Device type 04

CASES E AND F




FIGURE 1. Terminal connections.

Device types 01 and 02

Truth table	
t_n	t_{n+1}
D	Q
H	H
L	L

NOTES:

1. t_n = bit time before clock negative-going transition.
2. t_{n+1} = bit time after clock negative-going transition.

Device type 03

Truth table					
$\overline{\text{MR}}$	$\overline{\text{E}}_0$	$\overline{\text{E}}_1$	D	Q_n	Operation
H	L	L	L	L	Data entry
H	L	L	H	H	Data entry
H	L	H	X	Q_{n-1}	Hold
H	H	L	X	Q_{n-1}	Hold
H	H	H	X	Q_{n-1}	Hold
L	X	X	X	L	Reset

X = Don't care

L = Low voltage level

H = High voltage level

 Q_{n-1} = Previous output state Q_n = Present output state

Device type 04

Truth table					
$\overline{\text{MR}}$	$\overline{\text{E}}$	D	$\overline{\text{S}}$	Q_{n-1}	Operation
H	L	L	L	L	D mode
H	L	H	L	H	
H	H	X	X	Q_{n-1}	
H	L	L	L	L	R/S mode
H	L	H	L	H	
H	L	L	H	L	
H	L	H	H	Q_{n-1}	
H	H	X	X	Q_{n-1}	
L	X	X	X	L	Reset


X = Don't care

L = Low voltage level


H = High voltage level

 Q_{n-1} = Previous output state Q_n = Present output state

FIGURE 2. Truth tables.




LOGIC DIAGRAM (EACH LATCH)



CIRCUIT A (EACH LATCH)

NOTES:

1. All resistance values shown are nominal.
2. D_1 is common to each latch in the pair.




CIRCUIT B (EACH LATCH)


NOTES:

1. All resistance values shown are nominal.
2. D_1 is common to each latch in the pair.

FIGURE 3. Logic diagram and schematic circuits for device type 01.




LOGIC DIAGRAM (EACH LATCH)



CIRCUIT A (EACH LATCH)

NOTES:

1. All resistance values shown are nominal.
2. D_1 is common to each latch in the pair.



CIRCUIT B (EACH LATCH)

NOTES:

1. All resistance values shown are nominal.
2. D_1 is common to each latch in the pair.

FIGURE 3. Logic diagram and schematic circuits for device type 02 - Continued.







FIGURE 3. Logic diagram and schematic circuits for device type 03 - Continued.

FIGURE 3. Logic diagram and schematic circuits for device type 03 - Continued.




CIRCUIT DIAGRAM (CIRCUIT B)

FIGURE 3. Logic diagram and schematic circuits for device type 03 - Continued.




CIRCUIT DIAGRAM (CIRCUIT C)

FIGURE 3. Logic diagram and schematic circuits for device type 03 - Continued.




LOGIC DIAGRAM - Device type 03




LOGIC DIAGRAM - Device type 04

FIGURE 3. Logic diagram and schematic circuits - Continued.




NOTE: All resistance values shown are nominal.

FIGURE 3. Logic diagram and schematic circuits for device type 04 - Continued.




NOTE: All resistance values shown are nominal.

FIGURE 3. Logic diagram and schematic circuits for device type 04 - Continued.



Device type 01



Device type 02

FIGURE 4. Burn-in and life test circuit.








FIGURE 4. Burn-in and life test circuit - Continued.

**NOTES:**

1. The D input pulse generator has the following characteristics: $V_{gen} = 3\text{ V}$, $t_1 = t_0 \leq 10\text{ ns}$, $t_p = 30\text{ ns}$, $t_{(setup)} = 25\text{ ns}$, $t_{(HOLD)} = 5\text{ ns}$, $PRR = 1\text{ MHz}$ and $Z_{out} \approx 50\text{ }\Omega$.
2. The clock pulse generator has the following characteristics: $V_{gen} = 3\text{ V}$, minimum, $t_1 = t_0 \leq 10\text{ ns}$, $t_{p(clock)} = 500\text{ ns}$, and $PRR = 1\text{ MHz}$.
3. Prior to testing the device shall be precondition to a high logic level for waveform A and to a low logic level for waveform B.
4. Each latch is tested separately.
5. $C_L = 50\text{ pF}$, which includes probe and jig capacitance.
6. $R_L = 390\text{ }\Omega \pm 5\%$.
7. The $\bar{Q}$ waveforms are not applicable to type 02.
8. All diodes are 1N3064 or equivalent.



FIGURE 5. Switching test circuit and waveforms for device types 01 and 02.



NOTES:

1. D input pulse generator has the following characteristics: $V_{gen} = 3\text{ V}$, minimum, $t_0 = t_1 \leq 10\text{ ns}$, and $PRR = 500\text{ kHz}$ at 50% duty cycle. For subgroups 7 and 8, $PRR \leq 25\text{ kHz}$ at 50% duty cycle and $PRR(\text{D input}) = 1/2\text{ PRR}(\text{clock})$.
2. Clock input pulse generator has the following characteristics: $V_{gen} = 3\text{ V}$, minimum, $t_0 = t_1 \leq 10\text{ ns}$, $t_{p(\text{clock})} = 35\text{ ns}$, $t_{(HOLD)} = 35\text{ ns}$ and $PRR = 1\text{ MHz}$. For subgroups 7 and 8, $PRR \leq 50\text{ kHz}$.
3. Each latch is tested separately.
4. $C_L = 50\text{ pF}$, which includes probe and jig capacitance.
5. $R_L = 390\text{ } \Omega \pm 5\%$.
6. The $\bar{Q}$ waveforms are not applicable to device type 02.
7. All diodes are 1N3064 or equivalent.

FIGURE 6. Switching test circuit and waveforms for device types 01 and 02.




WAVEFORM A

NOTES:

1. The data inputs have the following characteristics: $V_{\text{gen}} = 3 \text{ V}$, $t_0 = t_1 \leq 10 \text{ ns}$, $t_{p(D)} = 10 \text{ ns}$, and $\text{PRR} = 1 \text{ MHz}$.
2. The enable inputs have the following characteristics: $V_{\text{gen}} = 3 \text{ V}$, $t_0 = t_1 \leq 10 \text{ ns}$, $t_{\text{SET}(H)} = 10 \text{ ns}$, $t_{\text{HOLD}(H)} = 0 \text{ ns}$, $t_{p(E)} = 20 \text{ ns}$, $\text{PRR} = 1 \text{ MHz}$ and $Z_{\text{out}} \approx 50 \Omega$.
3. Each latch is tested separately.
4. $C_L = 50 \text{ pF}$, which includes probe and jig capacitance.
5. $R_L = 390 \Omega \pm 5\%$.
6. All diodes are 1N3064 or equivalent.


FIGURE 7. Switching time test circuit and waveforms for device type 03.



WAVEFORM B

NOTES:

1. The data inputs have the following characteristics: $V_{gen} = 3\text{ V}$, $t_0 = t_1 \leq 10\text{ ns}$, $t_{p(D)} = 26\text{ ns}$, and $PRR = 1\text{ MHz}$.
2. The enable inputs have the following characteristics: $V_{gen} = 3\text{ V}$, $t_0 = t_1 \leq 10\text{ ns}$, $t_{SET(L)} = 16$, $t_{HOLD(L)} = 10$, $t_{p(\bar{E})} = 20\text{ ns}$, $PRR = 1\text{ MHz}$ and $Z_{out} \approx 50\ \Omega$.





WAVEFORM C

NOTES:

1. The master reset inputs have the following characteristics: $V_{gen} = 3\text{ V}$, $t_0 = t_1 \leq 10\text{ ns}$, $t_{p(\overline{MR})} = 20\text{ ns}$ and $PRR = 1\text{ MHz}$.
2. The enable inputs have the following characteristics: $V_{gen} = 3\text{ V}$, $t_0 = t_1 \leq 10\text{ ns}$, $t_{REC} = 10\text{ ns}$, $t_{p(\bar{E})} = 20\text{ ns}$, $PRR = 1\text{ MHz}$ and $Z_{out} \approx 50\ \Omega$.


FIGURE 7. Switching time test circuit and waveforms for device type 03 - Continued.




NOTES:

1. The data inputs have the following characteristics: $V_{gen} = 3\text{ V}$, $t_0 = t_1 \leq 10\text{ ns}$, $t_{p(D)} = 32\text{ ns}$, and $PRR = 1\text{ MHz}$.
2. The enable input has the following characteristics: $V_{gen} = 3\text{ V}$, $t_0 = t_1 \leq 10\text{ ns}$, $t_{p(E)} = 20\text{ ns}$, $t_{set(L)} = 25\text{ ns}$, $t_{HOLD(L)} = 7\text{ ns}$, $PRR = 1\text{ MHz}$ and $Z_{out} \approx 50\ \Omega$.
3. Each latch is tested separately.
4. $C_L = 50\text{ pF}$, which includes probe and jig capacitance.
5. $R_L = 390\ \Omega \pm 5\%$.
6. All diodes are 1N3064 or equivalent.

FIGURE 8. Switching time test circuit and waveforms for device type 04.


**NOTES:**

1. The data inputs have the following characteristics: $V_{gen} = 3\text{ V}$, $t_0 = t_1 \leq 10\text{ ns}$, $t_{p(D)} = 20\text{ ns}$ and $PRR = 1\text{ MHz}$.
2. The enable input has the following characteristics: $V_{gen} = 3\text{ V}$, $t_0 = t_1 \leq 10\text{ ns}$, $t_{p(\bar{E})} = 20\text{ ns}$, $t_{SET(H)} = 5\text{ ns}$, $PRR = 1\text{ MHz}$ and $Z_{out} \approx 50\ \Omega$.

**NOTES:**

1. The data inputs have the following characteristics: $V_{gen} = 3\text{ V}$, $t_0 = t_1 \leq 10\text{ ns}$, $t_{p(D)} = 20\text{ ns}$ and $PRR = 1\text{ MHz}$.
2. The enable input has the following characteristics: $V_{gen} = 3\text{ V}$, $t_0 = t_1 \leq 10\text{ ns}$, $t_{p(\bar{E})} = 20\text{ ns}$, $t_{HOLD(H)} = 0\text{ ns}$, $PRR = 1\text{ MHz}$ and $Z_{out} \approx 50\ \Omega$.


FIGURE 8. Switching time test circuit and waveforms for device type 04 - Continued.



WAVEFORM D

NOTES:

1. The data inputs have the following characteristics: $V_{gen} = 3\text{ V}$, $t_0 = t_1 \leq 10\text{ ns}$, $t_{p(D)} = 20\text{ ns}$, and $PRR = 1\text{ MHz}$.
2. The set inputs have the following characteristics: $V_{gen} = 3\text{ V}$, $t_0 = t_1 \leq 10\text{ ns}$, $t_{p(\bar{S})} = 20\text{ ns}$, $t_{SET(H)} = 8\text{ ns}$, $PRR = 1\text{ MHz}$ and $Z_{out} \approx 50\ \Omega$.




WAVEFORM E

NOTES:

1. The data inputs have the following characteristics: $V_{gen} = 3\text{ V}$, $t_0 = t_1 \leq 10\text{ ns}$, $t_{p(D)} = 20\text{ ns}$, and $PRR = 1\text{ MHz}$.
2. The set inputs have the following characteristics: $V_{gen} = 3\text{ V}$, $t_0 = t_1 \leq 10\text{ ns}$, $t_{p(\bar{S})} = 20\text{ ns}$, $t_{HOLD(L)} = 8\text{ ns}$, $PRR = 1\text{ MHz}$ and $Z_{out} \approx 50\ \Omega$.

FIGURE 8. Switching time test circuit and waveform for device type 04 - Continued.



NOTES:

1. The master reset input has the following characteristics: $V_{gen} = 3\text{ V}$, $t_0 = t_1 \leq 10\text{ ns}$, $t_p(\overline{MR}) = 18\text{ ns}$, and PRR 1 MHz.
2. The enable input has the following characteristics: $V_{gen} = 3\text{ V}$, $t_0 = t_1 \leq 10\text{ ns}$, $t_p(\bar{E}) = 20\text{ ns}$, $t_{REC} = 0\text{ ns}$, PRR = 1 MHz, and $Z_{out} \approx 50\ \Omega$.
3. Recovery time is the minimum time that enable must remain low after the master reset transition from low to high in order for the latch to recognize and store high data.

FIGURE 8. Switching time test circuit and waveforms for device type 04 - Continued.

TABLE III. Group A inspection for device type 01.
Terminal conditions (pins not designated may be $H \geq 2.0$ V, or $L \leq 0.8$ V, or open)

Subgroup	Symbol	MIL-STD-883 method	Case E & F Test No.	Pin																Meas. terminal		Test limits	
				1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	1Q	1Q	Min	Max
1 $T_A = 25^{\circ}\text{C}$	V_{OH}	3006	1	1Q	1D	2D	3-4	V_{CC}	3D	4D	4Q	4Q	3Q	3Q	GND	2.0 v	2Q	2Q	1Q	1Q	2.4		Vdc
			2	-0.4mA	0.8 v	2.0 v		4.5 v												1Q			
			3		0.8 v		2.0 v													2Q			
			4		2.0 v															2Q			
			5																	3Q			
			6																	3Q			
			7																	4Q			
			8																	4Q			
	V_{OL}	3007	9	16mA	2.0 v	2.0 v														1Q			0.4
			10		0.8 v															2Q			
			11																	2Q			
			12																	3Q			
			13																	3Q			
			14																	3Q			
			15																	4Q			
			16																	4Q			
	I_{IL1}	3009	17		0.4 v	0.4 v		5.5 v											1D	-1.4	-3.2	mA	
			18				4.5 v												2D				
			19				4.5 v		0.4 v										3D				
	I_{IL2}		20																4D				
			21		0.8 v	0.8 v													CL	-2.8	-6.4		
	I_{IL2}		22				0.4 v		0.8 v										CL	-2.8	-6.4		
			23		2.4 v	2.4 v													CL				
	I_{IH1}	3010	24				GND												1D	80	μA		
			25				GND												2D				
			26																3D				
	I_{IH2}		27		5.5 v	5.5 v	GND												4D				
			28																1D	200			
			29				GND												2D				
			30				GND												3D				
	I_{IH3}		31		GND	GND													4D				
	I_{IH3}		32				2.4 v												CL 1-2	160			
	I_{IH4}		33		GND	GND													CL 3-4	160			
	I_{IH4}		34				5.5 v												CL 1-2	400			
			35		GND	GND	5.5 v												CL 3-4	400			
	I_{OS}	3011	36																1Q	-20	-57	mA	
			37		4.5 v	4.5 v													1Q				
			38																2Q				
			39																2Q				
			40																3Q				
			41																3Q				
			42																4Q				
		3005	43		GND	GND	GND												4Q				

TABLE III. Group A inspection for device type 01 - Continued.
Terminal conditions (pins not designated may be H $\geq$ 2.0 V, or L $\leq$ 0.3 V, or open)

Subgroup	Symbol	MIL-STD-883 method	Case E & F Test No.	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	Meas. terminal	Test limits
1	V_{IC}		44	1Q	1D	2D	Clock 3-4	V_{CC}	3D	4D	4Q	4Q	3Q	3Q	GND	Clock 1-2	2Q	1Q		1D	Min
$T_A = 25^\circ\text{C}$			45		-12 mA			4.5 v								-12 mA				CL 1-2	Max
			46		-12 mA				-12 mA											2D	Unit
			47																	3D	
			48																	CL 3-4	
			49																	4D	
2	Same tests, terminal conditions and limits as for subgroup 1, except $T_A = 125^\circ\text{C}$ and V_{IC} tests are omitted.																				
3	Same tests, terminal conditions and limits as for subgroup 1, except $T_A = -55^\circ\text{C}$ and V_{IC} tests are omitted.																				
7 1/ $T_A = 25^\circ\text{C}$	Truth table test	3014	50	B	B	B	B	5.0 v	B	B	L	H	H	L	GND	B	L	H	H		See note 2
			51	B	B	B	B		B	B						A					
			52	A	A	A	A		A	A						A					
			53	A	A	A	B		A	A						B					
			54	A	A	A	B		A	A						B					
			55	A	A	A	A		A	A						A					
			56	B	B	B	B		B	B						A					
			57	B	B	B	B		B	B						B					
			58	B	B	B	B		B	B						B					
			59	B	B	B	B		B	B						B					
			60	A	A	A	A		A	A						B					
			61	A	A	A	A		A	A						B					
			62	A	A	A	B		A	A						B					
			63	A	A	A	B		A	A						B					
			64	B	B	B	A		B	B						B					
			65	B	B	B	A		B	B						A					
8 1/ 3/ $T_A = 25^\circ\text{C}$	Same tests, terminal conditions and limits as for subgroup 7, except $T_A = 125^\circ\text{C}$ and -55°C .	3003 (Fig 5)	66	IN-W	IN-W	IN-W	A	5.0 v	IN-W	IN-W			OUT	OUT	GND	A		OUT	OUT	1D-1Q	2
			67				A		IN-W	IN-W			OUT	OUT		A				2D-3Q	34
			68				A									A				3D-3Q	44
			69													A		OUT		4D-4Q	
			70	OUT	IN-X	IN-X	A		IN-X	IN-X						A				1D-1Q	
			71													A				2D-2Q	
			72													A				3D-3Q	
			73													A				4D-4Q	
			74	IN	IN	IN			IN-X	IN-X						IN		OUT	OUT	CL (1-2)	34
			75													IN				CL (1-2)	
			76						IN	IN						IN		OUT	OUT	CL (1-2)	
			77						IN	IN						IN				CL (3-4)	
			78	OUT	IN	IN										IN				CL (3-4)	
			79													IN		OUT	OUT	CL (3-4)	
			80						IN	IN						IN				CL (3-4)	
			81						IN	IN						IN				CL (3-4)	
			82													IN				CL (3-4)	
			83													IN				CL (3-4)	
			84													IN				CL (3-4)	
			85													IN				CL (3-4)	
			86													IN				CL (3-4)	
			87	OUT	IN-W	IN-W	A		IN-X	IN-X						A		OUT	OUT	1D-1Q	29
			88													A				2D-2Q	
			89													A				3D-3Q	
																A		OUT	OUT	4D-4Q	
																A				1D-1Q	19
																A				2D-2Q	
																A				3D-3Q	
																A				4D-4Q	

See notes: part of dev

TABLE III. Group A inspection for device type 01 - Continued.
Terminal conditions (pins not designated may be H > 2.0 V_I, or L < 0.8 V_I, or open)

Subgroup	Symbol	MIL-STD-883 method	Case E & F		1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	Meas. terminal	Test limits	
			Test No.	1Q																		Min	Max
9 T _A = 25°C	t _{PHL3}	3003 (Fig 6)	90	IN	IN			V _{CC}	3D	IN	4D	4Q	3Q	OUT		GND	Clock 1-2		OUT	CL (1-2) -1Q	2	19	ns
			91				IN						OUT				IN			CL (1-2) -2Q			
			92				IN		IN				OUT						OUT	CL (3-4) -3Q			
			93				IN			IN		OUT								CL (3-4) -4Q			
10 T _A = 125°C	t _{PHL4}		94	IN	OUT	IN											IN	OUT		CL (1-2) -1Q			
			95			IN									OUT		IN			CL (1-2) -2Q			
			96				IN		IN									OUT		CL (3-4) -3Q			
			97				IN			IN		OUT								CL (3-4) -4Q			
	t _{PLH1}	3003 (Fig 5)	98	IN-W		IN-W											A	OUT	OUT	1D-1Q		44	
			99				A		IN-W				OUT				A			2D-2Q			
			100				A			IN-W	IN-W									3D-3Q			
	t _{PLH2}		102	IN-X	OUT	IN-X					IN-W						A	OUT		1D-1Q		55	
			103				IN-X								OUT		A			2D-2Q			
			104					A	IN-X	IN-X										3D-3Q			
			105				A				IN-X	OUT								4D-4Q			
	t _{PLH3}	3003 (Fig 6)	106	IN		IN											IN		OUT	CL (1-2) -1Q		44	
			107					IN						OUT			IN	OUT		CL (1-2) -2Q			
			108						IN	IN										CL (3-4) -3Q			
			109					IN			IN		OUT							CL (3-4) -4Q			
	t _{PLH4}		110	IN	OUT							IN					IN			CL (1-2) -1Q			
		111				IN										IN	OUT		CL (1-2) -2Q				
		112					IN	IN					OUT						CL (3-4) -3Q				
		113					IN			IN	IN	OUT							CL (3-4) -4Q				
t _{PHL1}	3003 (Fig 5)	114	IN-X			IN-X							OUT				A	OUT	OUT	1D-1Q		38	
		115					A		IN-X								A			2D-2Q			
		116					A			IN-X	IN-X		OUT							3D-3Q			
		117																		4D-4Q			
t _{PHL2}		118	IN-W	OUT		IN-W				IN-W	IN-W	OUT					A	OUT		1D-1Q		25	
		119					A								OUT		A			2D-2Q			
		120					A		IN-W		IN-W									3D-3Q			
		121					A				IN-W	OUT								4D-4Q			

See notes at end of device type 01.

TABLE III. Group A inspection for device type 01 - Continued.
Terminal conditions (pins not designated may be $H \geq 2.0$ V, or $L \leq 0.8$ V, or open)

Subgroup	Symbol	MIL-STD-883 method	Case E & F Test No.	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	Test limits			
				1Q	1D	2D	Clock 3-4	V _{CC}	3D	4D	4Q	4Q	3Q	3Q	GND	Clock 1-2	2Q	1Q	Meas. terminal	Min	Max	Unit	
10 T _A = 125° C	t _{PHL3}	3003 (Fig 6)	122		IN			5.0 V					OUT			IN			OUT	CL (1-2)	2	25	ns
			123			IN			IN				OUT			IN	OUT			CL (1-2)			
			124							IN										CL (3-4)			
			125				IN				IN		OUT							CL (3-4)			
	t _{PHL4}		126	OUT	IN											IN				CL (1-2)			
			127			IN								OUT		IN	OUT			CL (1-2)			
			128				IN		IN				OUT							CL (3-4)			
			129				IN				OUT									CL (3-4)			
11	Same tests, terminal conditions and limits as subgroup 10, except T _A = -55° C.																						

NOTES:

A = Clock pulse A, see figure 5.

W and X = Various D-input pulses, see figure 5.

1/ Only a summary of attributes data is required.

2/ Output voltages shall be either:

- (a) $H = 2.4$ volts minimum and $L = 0.4$ volt maximum when using a high speed checker double comparator, or
 (b) $H \geq 1.5$ volts and $L \leq 1.5$ volts when using a high speed checker single comparator.

TABLE III. Group A inspection for device type 02.
Terminal conditions (pins not designated may be $H \geq 2.0$ V, or $L \leq 0.8$ V, or open)

Subgroup	Symbol	MIL - STD-883 method	Case A, B, C, D				1	2	3	4	5	6	7	8	9	10	11	12	13	14	Meas. terminal		Test limits		
			Test No.	1D	2D	Clock 3-4															V _{CC}	3D	4D	NC	4Q
1 T _A = 25°C	V _{OH}	3006	1	2.0 v	1D			2D	2.0 v		4.5 v							GND	2.0 v	-0.4mA	1Q	2.4		V _{dc}	
			2	2.0 v					2.0 v		2.0 v								2.0 v	-0.4mA	2Q				
			3																		3Q				
			4								2.0 v				-0.4mA						4Q				
	V _{OL}	3007	5	0.8 v				0.8 v	2.0 v										2.0 v	16 mA	1Q		0.4		
			6																2.0 v		2Q				
			7								0.8 v				16 mA				2.0 v		3Q				
			8																		4Q				
	I _{IL1}	3009	9	0.4 v				0.4 v	4.5 v										4.5 v		1D	-1.4	-3.2	mA	
			10						4.5 v										4.5 v		2D				
			11						4.5 v												3D				
			12								0.4 v										4D				
	I _{IL2}		13	0.8 v				0.8 v	0.4 v										0.4 v		CL 1-2	-2.8	-6.4		
			14																		CL 3-4	-2.8	-6.4		
	I _{IH1}	3010	15	2.4 v				2.4 v	GND										GND		1D		80	μA	
			16																GND		2D				
			17								2.4 v								GND		3D				
			18									2.4 v									4D				
	I _{IH2}		19	5.5 v				5.5 v	GND										GND		1D		200		
			20								5.5 v								GND		2D				
			21																		3D				
			22																		4D				
	I _{IH3}		23	GND				GND	2.4 v										2.4 v		CL 1-2		160		
			24																		CL 3-4		160		
	I _{IH4}		25	GND				GND	5.5 v										5.5 v		CL 1-2		400		
			26																		CL 3-4		400		
	I _{OS}	3011	27	4.5 v				4.5 v	4.5 v										4.5 v	GND	1Q	-20	-57	mA	
			28																4.5 v		2Q				
			29																		3Q				
			30																		4Q				
	I _{CC}	3005	31	GND				GND	GND										GND		V _{cc}		46		
			32	-12 mA																	1D		-1.5	V _{dc}	
	V _{IC}		33																		2D				
			34																		3D				
			35																		4D				
			36																		CL 1-2				
			37																		CL 3-4				
2	Same tests, terminal conditions and limits as for subgroup 1, except T _A = 125°C and V _{IC} tests are omitted.																								
3	Same tests, terminal conditions and limits as for subgroup 1, except T _A = -55°C and V _{IC} tests are omitted.																								

See notes at end of device type 02.

TABLE III. Group A Inspection for device type 02. - Continued
 Terminal conditions (pins not designated may be $H \geq 2.0$ V, or $L \leq 0.8$ V, or open).

Subgroup	Symbol	MIL-STD-883 method	Case A, B, C, D				1	2	3	4	5	6	7	8	9	10	11	12	13	14	Test limits			
			Test No.	1D	2D	Clock 3-4	V _{CC}	3D	4D	NC	Clock 1-2	2Q	1Q	Meas. terminal	Min	Max	Unit							
7 1/ T _A = 25°C	VLT-H1	(See fig 5)	38	IN-W						5.0 V							GND	A		OUT	1D	2.4	V	
	VLT-H1			IN-W						A								A			-1Q	2.4		
	VLT-H1														OUT						2D	2.4		
	VLT-H1																				-2Q	2.4		
	VLT-L1																				3D	2.4		
	VLT-L1														OUT						-3Q	2.4		
	VLT-L1																				4D	2.4		
	VLT-L1																				-4Q		0.4	
8 1/ Same tests, terminal conditions and limits as for subgroup 7, except T _A = 125° and -55°C.	VLT-H3	(See fig 6)	46	IN																OUT	CL(1-2)	2.4		
	VLT-H3			IN																		-1Q	2.4	
	VLT-H3				IN											OUT						-2Q	2.4	
	VLT-H3					IN																CL(3-4)	2.4	
	VLT-L3						IN															CL(3-4)	2.4	
	VLT-L3																					-4Q		0.4
	VLT-L3						IN														OUT	CL(1-2)		0.4
	VLT-L3							IN														-1Q	0.4	
VLT-L3							IN													CL(1-2)		0.4		
VLT-L3								IN												-3Q	0.4			
VLT-L3									IN											CL(3-4)		0.4		
VLT-L3											IN									CL(3-4)		0.4		

TABLE III. Group A inspection for device type 02 - Continued.
Terminal conditions (pins not designated may be $H \geq 2.0$ V, or $L \leq 0.8$ V, or open)

Subgroup	Symbol	MIL - STD-883 method	Case A, B, C, D				1	2	3	4	5	6	7	8	9	10	11	Clock			14	Meas. terminal	Test limits				
			Test No.	1D	2D	Clock 3-4												V _{cc}	3D	4D			NC	3Q	4Q	1-2	2Q
9 T _A = 25°C	t _{PLH1}	3003 (Fig 5-A)	54	IN-W	IN-W	A	5.0 v	IN-W			4D	NC		3Q	OUT		GND	A	OUT	1Q	OUT	1D-1Q	2	34	ns		
			55			A													A			2D-2Q					
			56					IN-W														3D-3Q					
			57							IN-W												4D-4Q					
	t _{PHL1}	3003 (Fig 5-B)	58	IN-X	IN-X	A		IN-X							OUT			A	A	OUT	OUT	1D-1Q		29			
			59			A													A			2D-2Q					
			60					IN-X								OUT						3D-3Q					
			61							IN-X												4D-4Q					
	t _{PLH3}	3003 (Fig 6)	62	IN	IN	A						IN-X			OUT				IN	IN	OUT	OUT	CL(1-2)		34		
			63		IN														IN	OUT			CL(1-2)				
64					IN										OUT							CL(3-4)					
65					IN							IN			OUT								CL(3-4)				
10 T _A = 125°C	t _{PLH1}	3003 (Fig 5-A)	66	IN															IN	OUT	OUT	CL(1-2)		19			
			67		IN														IN				CL(1-2)				
			68			IN										OUT							CL(3-4)				
			69			IN							IN			OUT								CL(3-4)			
	t _{PHL1}	3003 (Fig 5-B)	70	IN-W	IN-W	A		IN-W							OUT				A	A	OUT	OUT	1D-1Q	2	44	ns	
			71			A																	2D-2Q				
			72																				3D-3Q				
			73										IN-W											4D-4Q			
	t _{PHL3}	3003 (Fig 6)	74	IN-X	IN-X	A		IN-X							OUT				A	A	OUT	OUT	1D-1Q		38		
			75			A																	2D-2Q				
76							IN-X								OUT								3D-3Q				
77									IN-X														4D-4Q				
11	t _{PHL3}	3003 (Fig 6)	78	IN	IN	A						IN-X			OUT				IN	IN	OUT	OUT	CL(1-2)		44		
			79		IN														IN	OUT			CL(1-2)				
			80			IN										OUT							CL(3-4)				
			81			IN							IN			OUT								CL(3-4)			
	t _{PHL3}		82	IN	IN										OUT				IN	IN	OUT	OUT	CL(1-2)		25		
			83		IN														IN				CL(1-2)				
			84			IN										OUT								CL(3-4)			
			85			IN							IN			OUT									CL(3-4)		
	Same tests, terminal conditions and limits as subgroup 10, except T _A = -55°C.																										

NOTES:

A = Clock pulse A, see figure 5.

W and X = Various D-input pulses, see figure 5.

1/ Latch voltage, V_{LT} , shall be measured no sooner than 10 μs after switching transition occurs.

[illegible]

TABLE III. Group A inspection for device type Q3 - Continued.
 Terminal conditions (pins not designated may be H $\geq$ 2.0 V, or L $\leq$ 0.8 V, or open)

Subgroup	Symbol	MIL-STD-883 method	Case J,K,L,Z Test No.	Pin																				Meas. terminal	Test limits						
				1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20		21	22	23	24	Min	Max	Unit
1 T _A = 25°C	I _{IL2}	3009	39 40 41 42 43 44	0.4 V	0.4 V 5.5 V 5.5 V 0.4 V																						1MR 1E0 1E1 2MR 2E0 2E1	-0.7	-1.6	mA	
	I _{HH1}	3010	45 CKT A 46 CKT B,C 47 CKT A 48 CKT B,C 49 CKT A 50 CKT B,C 51 CKT A 52 CKT B,C	0.4 V	5.5 V 5.5 V 5.5 V 5.5 V	2.4 V 2.4 V																					1MR 1E0 1E1 2MR 2E0 2E1			40 40 40 40 40 40 40 40	μA
	I _{HH2}	3010	53 CKT A 54 CKT B,C 55 CKT A 56 CKT B,C 57 CKT A 58 CKT B,C 59 CKT A 60 CKT B,C	2.4 V	5.5 V 5.5 V 5.5 V 5.5 V	5.5 V 5.5 V																					1MR 1E0 1E1 2MR 2E0 2E1			100 100 100 100 100 100 100 100	
	I _{HH3}	3010	61 62 63 64 65 66	2.4 V 2.4 V 2.4 V 2.4 V 2.4 V 2.4 V																								1MR 1E0 1E1 2MR 2E0 2E1			40

TABLE III. Group A inspection for device type 03 - Continued.
Terminal conditions (pins not designated may be $H \geq 2.0$ V, or $L < 0.8$ V, or open).

terminal conditions (pins not designated may be E ≥ 2.0 V, or L < 0.8 V, or open).																																		
Subgroup	Symbol	MIL-STD-883 method	Case J, K, L, Z	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	Meas. terminal	Test limits					
1 T _A = 25°C	IH4	3010	67 68 69 70 71 72	1MR	1E0	1E1	1D0	1Q0	1D1	1Q1	1D2	1Q2	1D3	1Q3	GND	2MR	2E0	2E1	2D0	2Q0	2D1	2Q1	2D2	2Q2	2D3	2Q3	VCC	5.5 V	1MR 1E0 1E1 2MR 2E0 2E1	100 μA				
				5.5 V	5.5 V	GND	5.5 V	GND	5.5 V	GND	5.5 V	GND	5.5 V	GND	5.5 V	GND	5.5 V	GND	5.5 V	GND	5.5 V	GND	5.5 V	GND	5.5 V	GND	5.5 V	GND	5.5 V	5.5 V	5.5 V	5.5 V		
				5.5 V	5.5 V	GND	5.5 V	GND	5.5 V	GND	5.5 V	GND	5.5 V	GND	5.5 V	GND	5.5 V	GND	5.5 V	GND	5.5 V	GND	5.5 V	GND	5.5 V	GND	5.5 V	GND	5.5 V	5.5 V	5.5 V	5.5 V		
				5.5 V	5.5 V	GND	5.5 V	GND	5.5 V	GND	5.5 V	GND	5.5 V	GND	5.5 V	GND	5.5 V	GND	5.5 V	GND	5.5 V	GND	5.5 V	GND	5.5 V	GND	5.5 V	GND	5.5 V	5.5 V	5.5 V	5.5 V		
				5.5 V	5.5 V	GND	5.5 V	GND	5.5 V	GND	5.5 V	GND	5.5 V	GND	5.5 V	GND	5.5 V	GND	5.5 V	GND	5.5 V	GND	5.5 V	GND	5.5 V	GND	5.5 V	GND	5.5 V	5.5 V	5.5 V	5.5 V		
2	IQ6	3011	73 74 75 76 77 78 79 80	4.5 V	GND	GND	4.5 V	GND	4.5 V	GND	4.5 V	GND	4.5 V	GND	4.5 V	GND	4.5 V	GND	4.5 V	GND	4.5 V	GND	4.5 V	GND	4.5 V	GND	4.5 V	1Q0 1Q1 1Q2 1Q3 2Q0 2Q1 2Q2 2Q3	-10 -70 mA 1/	108 mA				
				4.5 V	GND	GND	4.5 V	GND	4.5 V	GND	4.5 V	GND	4.5 V	GND	4.5 V	GND	4.5 V	GND	4.5 V	GND	4.5 V	GND	4.5 V	GND	4.5 V	GND	4.5 V	GND	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	
				4.5 V	GND	GND	4.5 V	GND	4.5 V	GND	4.5 V	GND	4.5 V	GND	4.5 V	GND	4.5 V	GND	4.5 V	GND	4.5 V	GND	4.5 V	GND	4.5 V	GND	4.5 V	GND	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	
				4.5 V	GND	GND	4.5 V	GND	4.5 V	GND	4.5 V	GND	4.5 V	GND	4.5 V	GND	4.5 V	GND	4.5 V	GND	4.5 V	GND	4.5 V	GND	4.5 V	GND	4.5 V	GND	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	
				4.5 V	GND	GND	4.5 V	GND	4.5 V	GND	4.5 V	GND	4.5 V	GND	4.5 V	GND	4.5 V	GND	4.5 V	GND	4.5 V	GND	4.5 V	GND	4.5 V	GND	4.5 V	GND	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	
3	ICC	3005	81	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	VCC	2Q3 2Q3 2Q3 2Q3 2Q3	108 mA					
				4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	
				4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V
				4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V
				4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V
Same tests, terminal conditions and limits as for subgroup 1, except T _A = 125°C and V _{IC} tests are omitted.																																		
Same tests, terminal conditions and limits as for subgroup 1, except T _A = -55°C and V _{IC} tests are omitted.																																		

1/ Circuit B and C limits for I_{OS} shall be -20, minimum and -57, maximum.

TABLE III. Setup A Inspection for device type 03 - Continued.
Terminal conditions (pins not designated may be ≥ 2.0 V, or ≤ 0.8 V, or open)

Subgroup	Symbol	MIL-STD-883 method	Case J, K, L, Z			Terminal																					Test Limits					
			Test No.	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	Meas. Terminal	Min	Max	Unit	
9 T _A = 25 °C	t _{PLH1}	3003 (Fig 7-5)	82	1MR	5.0 v	1E0	IN	1E0	IN	1E0	IN	1E0	IN	1E0	IN	1E0	IN	1E0	IN	1E0	IN	1E0	IN	1E0	IN	1E0	IN	1E0	IN	1E0	IN	na
			83																													
			84																													
			85																													
			86																													
			87																													
			88																													
			89																													
			90																													
			91																													
			92																													
			93																													
			94																													
			95																													
			96																													
			97																													
			98																													
			99																													
			100																													
			101																													
			102																													
			103																													
			104																													
			105																													
			106																													
			107																													
			108																													
			109																													
			110																													
			111																													
			112																													
			113																													
			114																													
			115																													
			116																													
			117																													
			118																													
			119																													
			120																													
			121																													
			122																													
			123																													
			124																													
			125																													
			126																													
			127																													
			128																													
			129																													
	t _{PLH2}	3003 (Fig 7)	130																													
			131																													
			132																													
			133																													
			134																													
			135																													
			136																													
			137																													
			138																													
			139																													
			140																													

TABLE III. Group A inspection for device type 03 - Continued.
Terminal conditions (pins not designated may be $V \geq 2.0$ V, or $L \leq 0.8$ V, or open)

Subgroup	Symbol	MIL-STD-883 method	Case J, K, L, Z	Test No.																Test Units											
				1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	Meas. terminal	Min	Max	Unit
9 T _A = 25°C	t _{PHL2}	3003 (Fig 7)	1MR	130	IN	1E1	IN	1D0	OUT	1Q0	IN	1Q2	OUT	1Q3	OUT	GND	2E0	2E1	2D0	2Q0	2D1	2Q1	2D2	2Q2	2D3	2Q3	5.0 v	1D0-1Q0	3	28	ns
				131	GND	IN	IN	IN	IN	OUT	1Q3	OUT	1Q2	IN	1Q0	OUT	2E0	2E1	2D0	2Q0	2D1	2Q1	2D2	2Q2	2D3	2Q3	5.0 v	1D1-1Q1	3	28	ns
				132	GND	IN	IN	IN	IN	OUT	1Q3	OUT	1Q2	IN	1Q0	OUT	2E0	2E1	2D0	2Q0	2D1	2Q1	2D2	2Q2	2D3	2Q3	5.0 v	1D2-1Q2	3	28	ns
				133	GND	IN	IN	IN	IN	OUT	1Q3	OUT	1Q2	IN	1Q0	OUT	2E0	2E1	2D0	2Q0	2D1	2Q1	2D2	2Q2	2D3	2Q3	5.0 v	1D3-1Q3	3	28	ns
				134	GND	IN	IN	IN	IN	OUT	1Q3	OUT	1Q2	IN	1Q0	OUT	2E0	2E1	2D0	2Q0	2D1	2Q1	2D2	2Q2	2D3	2Q3	5.0 v	1D4-1Q4	3	28	ns
				135	GND	IN	IN	IN	IN	OUT	1Q3	OUT	1Q2	IN	1Q0	OUT	2E0	2E1	2D0	2Q0	2D1	2Q1	2D2	2Q2	2D3	2Q3	5.0 v	1D5-1Q5	3	28	ns
				136	GND	IN	IN	IN	IN	OUT	1Q3	OUT	1Q2	IN	1Q0	OUT	2E0	2E1	2D0	2Q0	2D1	2Q1	2D2	2Q2	2D3	2Q3	5.0 v	1D6-1Q6	3	28	ns
				137	GND	IN	IN	IN	IN	OUT	1Q3	OUT	1Q2	IN	1Q0	OUT	2E0	2E1	2D0	2Q0	2D1	2Q1	2D2	2Q2	2D3	2Q3	5.0 v	1D7-1Q7	3	28	ns
				138	GND	IN	IN	IN	IN	OUT	1Q3	OUT	1Q2	IN	1Q0	OUT	2E0	2E1	2D0	2Q0	2D1	2Q1	2D2	2Q2	2D3	2Q3	5.0 v	1D8-1Q8	3	28	ns
				139	GND	IN	IN	IN	IN	OUT	1Q3	OUT	1Q2	IN	1Q0	OUT	2E0	2E1	2D0	2Q0	2D1	2Q1	2D2	2Q2	2D3	2Q3	5.0 v	1D9-1Q9	3	28	ns
				140	GND	IN	IN	IN	IN	OUT	1Q3	OUT	1Q2	IN	1Q0	OUT	2E0	2E1	2D0	2Q0	2D1	2Q1	2D2	2Q2	2D3	2Q3	5.0 v	1D10-1Q10	3	28	ns
				141	GND	IN	IN	IN	IN	OUT	1Q3	OUT	1Q2	IN	1Q0	OUT	2E0	2E1	2D0	2Q0	2D1	2Q1	2D2	2Q2	2D3	2Q3	5.0 v	1D11-1Q11	3	28	ns
				142	GND	IN	IN	IN	IN	OUT	1Q3	OUT	1Q2	IN	1Q0	OUT	2E0	2E1	2D0	2Q0	2D1	2Q1	2D2	2Q2	2D3	2Q3	5.0 v	1D12-1Q12	3	28	ns
				143	GND	IN	IN	IN	IN	OUT	1Q3	OUT	1Q2	IN	1Q0	OUT	2E0	2E1	2D0	2Q0	2D1	2Q1	2D2	2Q2	2D3	2Q3	5.0 v	1D13-1Q13	3	28	ns
10 T _A = 125°C	t _{PHL3}	3003 (Fig 7-C)	1MR	146	IN	1E1	IN	1D0	OUT	1Q0	IN	1Q2	OUT	1Q3	OUT	GND	2E0	2E1	2D0	2Q0	2D1	2Q1	2D2	2Q2	2D3	2Q3	5.0 v	1MR-1Q0	25		
				147	IN	1E1	IN	1D0	OUT	1Q0	IN	1Q2	OUT	1Q3	OUT	GND	2E0	2E1	2D0	2Q0	2D1	2Q1	2D2	2Q2	2D3	2Q3	5.0 v	1MR-1Q1	25		
				148	IN	1E1	IN	1D0	OUT	1Q0	IN	1Q2	OUT	1Q3	OUT	GND	2E0	2E1	2D0	2Q0	2D1	2Q1	2D2	2Q2	2D3	2Q3	5.0 v	1MR-1Q2	25		
				149	IN	1E1	IN	1D0	OUT	1Q0	IN	1Q2	OUT	1Q3	OUT	GND	2E0	2E1	2D0	2Q0	2D1	2Q1	2D2	2Q2	2D3	2Q3	5.0 v	1MR-1Q3	25		
				150	IN	1E1	IN	1D0	OUT	1Q0	IN	1Q2	OUT	1Q3	OUT	GND	2E0	2E1	2D0	2Q0	2D1	2Q1	2D2	2Q2	2D3	2Q3	5.0 v	1MR-1Q4	25		
				151	IN	1E1	IN	1D0	OUT	1Q0	IN	1Q2	OUT	1Q3	OUT	GND	2E0	2E1	2D0	2Q0	2D1	2Q1	2D2	2Q2	2D3	2Q3	5.0 v	1MR-1Q5	25		
				152	IN	1E1	IN	1D0	OUT	1Q0	IN	1Q2	OUT	1Q3	OUT	GND	2E0	2E1	2D0	2Q0	2D1	2Q1	2D2	2Q2	2D3	2Q3	5.0 v	1MR-1Q6	25		
				153	IN	1E1	IN	1D0	OUT	1Q0	IN	1Q2	OUT	1Q3	OUT	GND	2E0	2E1	2D0	2Q0	2D1	2Q1	2D2	2Q2	2D3	2Q3	5.0 v	1MR-1Q7	25		
				154	IN	1E1	IN	1D0	OUT	1Q0	IN	1Q2	OUT	1Q3	OUT	GND	2E0	2E1	2D0	2Q0	2D1	2Q1	2D2	2Q2	2D3	2Q3	5.0 v	1MR-1Q8	25		
				155	IN	1E1	IN	1D0	OUT	1Q0	IN	1Q2	OUT	1Q3	OUT	GND	2E0	2E1	2D0	2Q0	2D1	2Q1	2D2	2Q2	2D3	2Q3	5.0 v	1MR-1Q9	25		
				156	IN	1E1	IN	1D0	OUT	1Q0	IN	1Q2	OUT	1Q3	OUT	GND	2E0	2E1	2D0	2Q0	2D1	2Q1	2D2	2Q2	2D3	2Q3	5.0 v	1MR-1Q10	25		
				157	IN	1E1	IN	1D0	OUT	1Q0	IN	1Q2	OUT	1Q3	OUT	GND	2E0	2E1	2D0	2Q0	2D1	2Q1	2D2	2Q2	2D3	2Q3	5.0 v	1MR-1Q11	25		
				158	IN	1E1	IN	1D0	OUT	1Q0	IN	1Q2	OUT	1Q3	OUT	GND	2E0	2E1	2D0	2Q0	2D1	2Q1	2D2	2Q2	2D3	2Q3	5.0 v	1MR-1Q12	25		
				159	IN	1E1	IN	1D0	OUT	1Q0	IN	1Q2	OUT	1Q3	OUT	GND	2E0	2E1	2D0	2Q0	2D1	2Q1	2D2	2Q2	2D3	2Q3	5.0 v	1MR-1Q13	25		
160	IN	1E1	IN	1D0	OUT	1Q0	IN	1Q2	OUT	1Q3	OUT	GND	2E0	2E1	2D0	2Q0	2D1	2Q1	2D2	2Q2	2D3	2Q3	5.0 v	1MR-1Q14	25						
161	IN	1E1	IN	1D0	OUT	1Q0	IN	1Q2	OUT	1Q3	OUT	GND	2E0	2E1	2D0	2Q0	2D1	2Q1	2D2	2Q2	2D3	2Q3	5.0 v	1MR-1Q15	25						
10 T _A = 125°C	t _{PHL1}	3003 (Fig 7-B)	1MR	162	IN	1E1	IN	1D0	OUT	1Q0	IN	1Q2	OUT	1Q3	OUT	GND	2E0	2E1	2D0	2Q0	2D1	2Q1	2D2	2Q2	2D3	2Q3	5.0 v	1MR-1Q0	60		
				163	IN	1E1	IN	1D0	OUT	1Q0	IN	1Q2	OUT	1Q3	OUT	GND	2E0	2E1	2D0	2Q0	2D1	2Q1	2D2	2Q2	2D3	2Q3	5.0 v	1MR-1Q1	60		
				164	IN	1E1	IN	1D0	OUT	1Q0	IN	1Q2	OUT	1Q3	OUT	GND	2E0	2E1	2D0	2Q0	2D1	2Q1	2D2	2Q2	2D3	2Q3	5.0 v	1MR-1Q2	60		
				165	IN	1E1	IN	1D0	OUT	1Q0	IN	1Q2	OUT	1Q3	OUT	GND	2E0	2E1	2D0	2Q0	2D1	2Q1	2D2	2Q2	2D3	2Q3	5.0 v	1MR-1Q3	60		
				166	IN	1E1	IN	1D0	OUT	1Q0	IN	1Q2	OUT	1Q3	OUT	GND	2E0	2E1	2D0	2Q0	2D1	2Q1	2D2	2Q2	2D3	2Q3	5.0 v	1MR-1Q4	60		
				167	IN	1E1	IN	1D0	OUT	1Q0	IN	1Q2	OUT	1Q3	OUT	GND	2E0	2E1	2D0	2Q0	2D1	2Q1	2D2	2Q2	2D3	2Q3	5.0 v	1MR-1Q5	60		
				168	IN	1E1	IN	1D0	OUT	1Q0	IN	1Q2	OUT	1Q3	OUT	GND	2E0	2E1	2D0	2Q0	2D1	2Q1	2D2	2Q2	2D3	2Q3	5.0 v	1MR-1Q6	60		
				169	IN	1E1	IN	1D0	OUT	1Q0	IN	1Q2	OUT	1Q3	OUT	GND	2E0	2E1	2D0	2Q0	2D1	2Q1	2D2	2Q2	2D3	2Q3	5.0 v	1MR-1Q7	60		
				170	IN	1E1	IN	1D0	OUT	1Q0	IN	1Q2	OUT	1Q3	OUT	GND	2E0	2E1	2D0	2Q0	2D1	2Q1	2D2	2Q2	2D3	2Q3	5.0 v	1MR-1Q8	60		
				171	IN	1E1	IN	1D0	OUT	1Q0	IN	1Q2	OUT	1Q3	OUT	GND	2E0	2E1	2D0	2Q0	2D1	2Q1	2D2	2Q2	2D3	2Q3	5.0 v	1MR-1Q9	60		
				172	IN	1E1	IN	1D0	OUT	1Q0	IN	1Q2	OUT	1Q3	OUT	GND	2E0	2E1	2D0	2Q0	2D1	2Q1	2D2	2Q2	2D3	2Q3	5.0 v	1MR-1Q10	60		
				173	IN	1E1	IN	1D0	OUT	1Q0	IN	1Q2	OUT	1Q3	OUT	GND	2E0	2E1	2D0	2Q0	2D1	2Q1	2D2	2Q2	2D3	2Q3	5.0 v	1MR-1Q11	60		
				174	IN	1E1	IN	1D0	OUT	1Q0	IN	1Q2	OUT	1Q3	OUT	GND	2E0	2E1	2D0	2Q0	2D1	2Q1	2D2	2Q2	2D3	2Q3	5.0 v	1MR-1Q12	60		
				175	IN	1E1	IN	1D0	OUT	1Q0	IN	1Q2	OUT	1Q3	OUT	GND	2E0	2E1	2D0	2Q0	2D1	2Q1	2D2	2Q2	2D3	2Q3	5.0 v	1MR-1Q13	60		
176	IN	1E1	IN	1D0	OUT	1Q0	IN	1Q2	OUT	1Q3	OUT	GND	2E0	2E1	2D0	2Q0	2D1	2Q1	2D2	2Q2	2D3	2Q3	5.0 v	1MR-1Q14	60						
177	IN	1E1	IN	1D0	OUT	1Q0	IN	1Q2	OUT	1Q3	OUT	GND	2E0	2E1	2D0	2Q0	2D1	2Q1	2D2	2Q2	2D3	2Q3	5.0 v	1MR-1Q15	60						

TABLE III. Group A Inspection for device type 03 - Continued.
 Terminal conditions (pins not designated may be $V \geq 2.0$ V, or $V \leq 0.8$ V, or open)

Subgroup	Symbol	MIL-STD-883 method	Case J, K, L, Z	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	Meas. terminal	Test limits			
				1MR	1E0	1E1	1D0	1Q0	1D1	1Q1	1D2	1Q2	1D3	1Q3	GND	2MR	2E0	2E1	2D0	2Q0	2D1	2Q1	2D2	2Q2	2D3	2Q3	Vcc	24	Min	Max	Unit	
10 T _A =125°C	t _{PHL1}	3003 (Fig 7-A)	178	5.0 v	IN	GND	IN	OUT	1D1	1Q1	1D2	1Q2	1D3	1Q3	GND	5.0 v											5.0 v	1E0-1Q0	3	40	ns	
	t _{PLH2}	3003 (Fig 7)	184	IN	IN	GND	IN	OUT	IN	OUT	IN	OUT	IN	OUT														1D0-1Q0				49
	t _{PHL2}		210	IN	IN	GND	IN	OUT	IN	OUT	IN	OUT	IN	OUT														1D0-1Q0				37

TABLE III. Group A inspection for device type 04.
Terminal conditions (pins not designated may be $H \geq 2.0$ V, or $L \leq 0.8$ V, or open)

Subgroup	Symbol	MIL-STD-883 method	Case E, F Test No.	Test conditions may be 2.0 V, or 1.0 V, or 0.0 V, or															
----------	--------	--------------------	--------------------	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--

See note at end of device type 04.

TABLE III. Group A Inspection for device type 04 - Continued.
Terminal conditions (pins not designated may be $H \geq 2.0$ V, or $L \leq 0.8$ V, or open)

Subgroup	Symbol	ML-STD-883 method	Case E, F Test No.	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	Test limits			
				$\bar{E}$	$\bar{S}_0$	D_0	D_1	$\bar{S}_2$	D_2	D_3	GND	$\bar{M}\bar{R}$	Q_3	$\bar{S}_3$	Q_2	Q_1	$\bar{S}_1$	Q_0	V_{cc}	Meas. terminal	Min	Max	Unit
1 $T_A = 25^\circ\text{C}$	I_{OS}	3011	49	GND	GND	4.5 v	4.5 v	GND	4.5 v		GND	5.5 v			GND	GND	GND	GND	5.5 v	Q_0	-20	-100	mA
			50																	Q_1			
			51																	Q_2			
			52																	Q_3			
2	I_{CC}	3005	53	4.5 v	GND			GND			GND		GND			GND			V_{cc}		55	mA	
3	Same tests, terminal conditions and limits as for subgroup 1, except $T_A = 125^\circ\text{C}$ and V_{IC} tests are omitted.																						
9 $T_A = 25^\circ\text{C}$	t_{PLH1}	3003 (Fig 8-A)	54	IN	GND	IN	IN	GND	IN	IN	GND	5.0 v	OUT		OUT	OUT	GND	OUT	5.0 v	$\bar{E}-Q_0$	9	30	ns
			55																	$\bar{E}-Q_1$			
			56																	$\bar{E}-Q_2$			
			57							IN										$\bar{E}-Q_3$			
	t_{PHL1}	3003 (Fig 8-B)	58		GND	IN	IN	GND	IN	IN			OUT		OUT	OUT	GND	OUT		$\bar{E}-Q_0$		29	
			59																	$\bar{E}-Q_1$			
			60																	$\bar{E}-Q_2$			
			61							IN										$\bar{E}-Q_3$			
	t_{PHL1}	3003 (Fig 8-C)	62		GND	IN	IN	GND	IN	IN			OUT		OUT	OUT	GND	OUT		$\bar{E}-Q_0$			
			63																	$\bar{E}-Q_1$			
			64																	$\bar{E}-Q_2$			
			65							IN										$\bar{E}-Q_3$			
	t_{PLH2}	3003 (Fig 8-B)	66		GND	IN	IN	GND	IN	IN			OUT		OUT	OUT	GND	OUT		D_0-Q_0	21		
			67																	D_1-Q_1			
			68																	D_2-Q_2			
			69							IN										D_3-Q_3			
	t_{PLH2}	3003 (Fig 8-C)	70		GND	IN	IN	GND	IN	IN			OUT		OUT	OUT	GND	OUT		D_0-Q_0			
			71																	D_1-Q_1			
			72																	D_2-Q_2			
			73							IN										D_3-Q_3			
	t_{PLH2}	3003 (Fig 8-D)	74		GND	IN	IN	GND	IN	IN			OUT		OUT	OUT	GND	OUT		D_0-Q_0			
			75																	D_1-Q_1			
			76																	D_2-Q_2			
			77							IN										D_3-Q_3			
	t_{PHL2}	3003 (Fig 8-E)	78		GND	IN	IN	GND	IN	IN			OUT		OUT	OUT	GND	OUT		D_0-Q_0	3	30	
			79																	D_1-Q_1			
			80																	D_2-Q_2			
			81							IN										D_3-Q_3			
	t_{PHL2}	3003 (Fig 8-A)	82		GND	IN	IN	GND	IN	IN			OUT		OUT	OUT	GND	OUT		D_0-Q_0			
			83																	D_1-Q_1			
			84																	D_2-Q_2			
			85							IN										D_3-Q_3			

See note at end of device type 04.

TABLE III. Group A inspection for device type 04 - Continued.
Terminal conditions (pins not designated may be H $\geq$ 2.0 V, or L $\leq$ 0.8 V, or open)

Subgroup	Symbol	MIL-STD-883 method	Case E, F Test No.	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	Meas. terminal	Test limits			
				$\overline{E}$	$\overline{S_0}$	D_0	D_1	$\overline{S_2}$	D_2	D_3	GND	$\overline{MR}$	Q_3	$\overline{S_3}$	Q_2	Q_1	$\overline{S_1}$	Q_0	V_{cc}		Min	Max	Unit	
9 $T_A = 25^\circ C$	t_{PHL3}	3003 (Fig 8-F)	86	IN	GND	5.0 v	5.0 v	GND	5.0 v		GND	IN	OUT	GND	OUT	OUT	GND	OUT	5.0 v	MR-Q0	9	23	ns	
			87																MR-Q1					
			88																MR-Q2					
			89																MR-Q3					
	t_{PLH4}	3003 (Fig 8-E)	90	GND	IN	IN	IN	IN	IN	IN		5.0 v	OUT	IN	OUT	OUT	IN	OUT		$\overline{S_0}$ -Q0		29		
			91																$\overline{S_1}$ -Q1					
			92																$\overline{S_2}$ -Q2					
			93																$\overline{S_3}$ -Q3					
10 $T_A = 125^\circ C$	t_{PLH1}	3003 (Fig 8-A)	94	IN	GND	IN	IN	GND	IN						OUT	OUT	GND	OUT		$\overline{E}$ -Q0		47		
			95																$\overline{E}$ -Q1					
			96																$\overline{E}$ -Q2					
			97								IN		OUT	GND					$\overline{E}$ -Q3					
	t_{PHL1}	3003 (Fig 8-B)	98		GND	IN	IN	GND	IN				OUT	GND	OUT	OUT	GND	OUT		$\overline{E}$ -Q0		33		
			99																$\overline{E}$ -Q1					
			100																$\overline{E}$ -Q2					
			101								IN		OUT	GND					$\overline{E}$ -Q3					
	t_{PHL1}	3003 (Fig 8-C)	102		GND	IN	IN	GND	IN						OUT	OUT	GND	OUT		$\overline{E_0}$ -Q0				
			103																$\overline{E_1}$ -Q1					
			104																$\overline{E_2}$ -Q2					
			105																$\overline{E_3}$ -Q3					
	t_{PLH2}	3003 (Fig 8-B)	106		GND	IN	IN	IN	GND	IN				OUT	GND	OUT	OUT	GND	OUT		D0-Q0		37	
			107																	D1-Q1				
			108								IN									D2-Q2				
			109											OUT	GND					D3-Q3				
	t_{PLH2}	3003 (Fig 8-C)	110		GND	IN	IN	IN	GND	IN						OUT	OUT	GND	OUT		D0-Q0			
			111																	D1-Q1				
			112																	D2-Q2				
			113								IN			OUT	GND					D3-Q3				
	t_{PLH2}	3003 (Fig 8-D)	114	GND	IN	IN	IN	IN	IN	IN						OUT	OUT	IN	OUT		D0-Q0			
			115																	D1-Q1				
			116																	D2-Q2				
			117								IN			OUT	IN					D3-Q3				
	t_{PHL2}	3003 (Fig 8-E)	118	GND	IN	IN	IN	IN	IN	IN						OUT	OUT	IN	OUT		D0-Q0	3		
			119																	D1-Q1				
			120								IN			OUT	IN					D2-Q2				
			121																	D3-Q3				
	t_{PHL2}	3003 (Fig 8-A)	122	IN	GND	IN	IN	IN	GND	IN						OUT	OUT	GND	OUT		D0-Q0			
			123																	D1-Q1				
			124								IN			OUT	GND					D2-Q2				
			125																	D3-Q3				

See note at end of device type 04.

TABLE III. Group A inspection for device type 04 - Continued.
Terminal conditions (pins not designated may be H $\geq$ 2.0 V, or L $\leq$ 0.8 V, or open)

Subgroup	Symbol	MIL-STD-883 method	Case E, F																Meas. terminal		Test limits						
			Test No.	E	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	Vcc	Min	Max	Unit			
10 T _A = 125 °C	t _{PHL3}	3003 (Fig 8-F)	126	IN	↓	GND	5.0 v	D1	S ₂	D2	5.0 v	D3	GND	MR	Q ₃	S ₃	Q2	Q1	S ₁	Q0	5.0 v	MR-Q ₀	9	30	ns		
			127																								
			128																								
			129																								
11	t _{PLH4}	3003 (Fig 8-E)	130	GND	↓	IN	IN	IN	IN	IN	IN		5.0 v	↓	OUT		OUT	OUT	IN	OUT							
			131																								
			132																								
			133																								
Same tests, terminal conditions and limits as subgroup 10, except T _A = -55 °C.																											

6.7 Substitutability. The cross-reference information below is presented for the convenience of users. Microcircuits covered by this specification will functionally replace the listed generic-industry type. Generic-industry microcircuit types may not have equivalent operational performance characteristics across military temperature ranges or reliability factors equivalent to MIL-M-38510 device types and may have slight physical variations in relation to case size. The presence of this information shall not be deemed as permitting substitution of generic-industry types for MIL-M-38510 types or as a waiver of any of the provisions of MIL-M-38510.

<u>Military device type</u>	<u>Generic-industry type</u>
01	5475, 7475 (circuit A)
01	SN5475, SN7475 (circuit B)
02	5477, 7477 (circuit A)
02	SN5477, SN7477 (circuit B)
03	9308 (circuit A)
03	54116, 74116 and SN74116 (circuit B)
03	S54116 (circuit C)
04	9314 (circuit A)
04	AM9314 (circuit B)

Custodians:

Army - ER
Navy - EC
Air Force - 17

Preparing activity:

Air Force - 17

Review activities:

Army - AR, MI
Air Force - 11, 80, 85
NASA - NA
DLA - ES

Agent:

DLA - ES

(Project 5962-0232)

User activities:

Army - SM
Navy - AS, CG, MC, OS, SH
Air Force - 19

☆U.S. GOVERNMENT PRINTING OFFICE:1979-803-121/205

STANDARDIZATION DOCUMENT IMPROVEMENT PROPOSAL

INSTRUCTIONS: This form is provided to solicit beneficial comments which may improve this document and enhance its use. DoD contractors, government activities, manufacturers, vendors, or other prospective users of the document are invited to submit comments to the government. Fold on lines on reverse side, staple in corner, and send to preparing activity. Attach any pertinent data which may be of use in improving this document. If there are additional papers, attach to form and place both in an envelope addressed to preparing activity. A response will be provided to the submitter, when name and address is provided, within 30 days indicating that the 1426 was received and when any appropriate action on it will be completed.

NOTE: This form shall not be used to submit requests for waivers, deviations or clarification of specification requirements on current contracts. Comments submitted on this form do not constitute or imply authorization to waive any portion of the referenced document(s) or to amend contractual requirements.

DOCUMENT IDENTIFIER (Number) AND TITLE MIL-M-38510/15A MICROCIRCUITS, DIGITAL TTL, BISTABLE LATCHES, MONOLITHIC SILICON

NAME OF ORGANIZATION AND ADDRESS OF SUBMITTER

☐ VENDOR ☐ USER ☐ MANUFACTURER

1. ☐ HAS ANY PART OF THE DOCUMENT CREATED PROBLEMS OR REQUIRED INTERPRETATION IN PROCUREMENT USE? ☐ IS ANY PART OF IT TOO RIGID, RESTRICTIVE, LOOSE OR AMBIGUOUS? PLEASE EXPLAIN BELOW.

A. GIVE PARAGRAPH NUMBER AND WORDING

B. RECOMMENDED WORDING CHANGE

C. REASON FOR RECOMMENDED CHANGE(S)

2. REMARKS

SUBMITTED BY (Printed or typed name and address — Optional)

TELEPHONE NO.

DATE

FOLD

Commander
Rome Air Development Center
ATTN: RBRD
Griffiss AFB, NY 13441

OFFICIAL BUSINESS
PENALTY FOR PRIVATE USE \$300

POSTAGE AND FEES PAID
DEFENSE SUPPLY AGENCY
DoD-264



Commander
Rome Air Development Center
ATTN: RBRD
Griffiss AFB, NY 13441

FOLD